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Abstract
Automation in VLSI design is a powerful way to simplify the VLSI layout
process and will allow for faster time to market for integrated circuit designs. One
means of automation is VHDL, a hardware description language for integrated circuit
designs. A structured VHDL description can be used to describe the hardware design
at the logic-gate level, and automated software is available that will use this gate-level
design to generate the VLSI layout. A more recent type of automation occurs at a
level above this. The Mentor Graphics DSP Station tools use a high-level algorithmic
description to generate the gate-level VHDL description. These tools are especially
intended for applications in digital signal processing (DSP), providing simulation tools
particularly geared toward DSP algorithms. One application of digital signal
processing is an infinite impulse response (IIR) filter. With the use of the Mentor
Graphics tools, a digital filter was designed from a set of original specifications down
to the silicon level. N-well 1.2 micron CMOS technology with two metal layers and
one polysilicon layer was used to implement the filter layout. Using the 1.2 micron
CMOSN standard cell library, the final VLSI layout measured 7.315 mm x 7.213 mm,
containing approximately 25,700 transistors.
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Glossary
ASIC Application Specific Integrated Circuit (p. 32).
Biquad-Section A two-pole/two-zero IIR filter. Two or more
can be cascaded together to implement a higher-
order filter with less error due to coefficient
quantization (p. 29).
Bit-Parallel Design Separate hardware is used to process entire
word-sizes at once (p. 36).
Bit-Serial Design The same hardware is reused when processing
the bits of individual words in a design. To
accomplish this, the bits of the word must be
shifted in one at a time (p. 36).
Butterworth Filter A type of analog filter whose spacing between
the poles is known to be 36072n for a low-pass
filter, where n indicates the number of poles. A
Butterworth filter does not have any zeroes in
the s-domain (p. 18).
BZT Bilinear Z-Transform; used as a transformation
between the s-domain and the z-domain (p. 10).
DFL Design Row Logic; the high-level language that
is used to describe the digital filter within the
DSP Station tools (p. 32).
DSP Digital Signal Processing (p. 3).
VUl
DVE Design Viewpoint Editor (p. 38).
ERC Electrical Rules Checking (p. 38).
Filter Gain The ratio of the magnitude of the output to the
magnitude of the input. The filter gain will vary
for different frequencies in a digital filter (p. 2).
Filter Order The number of poles in a digital filter. The order
is an indication of the complexity of the filter (p.
17).
FIR Filter Finite Impulse Response Filter (p. 3).
HR Filter Infinite Impulse Response Filter (p. 3).
Impulse Response h(n) The output of a digital filter when the impulse
function is used as the input to the filter (p. 7).
Intermediate Low-Pass Filter A filter Hai(s) derived from the normalized low-
pass filter. This is an intermediate filter while
transforming the normalized low-pass filter
Han(s) into a more complicated denormalized
parent filter Hap(s). The intermediate filter will
have its passband cutoff frequency at Qc (p. 18).
LSB Least-Significant Bit (p. 49).
Magnitude Response A graph of the filter gain for the valid range of
input frequencies (p. 1).
IX
MSB Most-Significant Bit (p. 53).
Normalized Low-Pass Filter A simplified low-pass filter Han(s) with a
passband cutoff frequency of 1 rad/sec. This can
be used as a prototype filter to derive a more
complicated denormalized parent filter. In the
discussion of Chapter 2, this filter will be
converted to the denormalized parent filter
Hap(s) in two steps, resulting in an intermediate
filter Hai(s). The normalized filter is also
referred to as a one-radian low-pass filter (p.
18).
Nyquist Frequency Half the sampling frequency. This frequency
represents the maximum frequency that can be
distinguished accurately with digital sampling (p.
16).
Parent Analoa Filter The denormalized analog filter Hap(s) that a
digital filter will be derived from (p. 3).
Passband The range of frequencies which are allowed to
pass through the filter without being suppressed
(P- 2).
Phase Response A graph of the filter phase shift that occurs
between the output and the input for the valid
range of input frequencies (p. 4).
Poles ofH(z) The values of z for which the transfer function
H(z) equals . These are the roots of the
denominator polynomial ofH(z) (p. 4).
s-Domain The frequency domain, where s = jco (p. 10).
Stopband The range of frequencies which are suppressed
and not allowed to appear on the output of the
filter (p. 1).
Transfer Function H(z) The digital z-domain ratio Y(z)/X(z) describing
the relationship between the output Y(z) and the
input X(z) (p. 6).
VHDL VHSIC Hardware Description Language (p. 32).
VHSIC Very High Speed Integrated Circuit (p. 32).
VLSI Very Large Scale Integration (p. 32).
z-Domain The digital domain, where z =
eje (p. 4).
Zeroes of H(z) The values of z for which the transfer function
H(z) equals 0. These are the roots of the
numerator polynomial of H(z) (p. 9).
XI
Chapter 1: Filter Design Concepts
1 .1 Introduction to Digital Filter Design
There are four main types of filters: the low-pass filter, the high-pass filter, the
band-pass filter, and the band-stop filter. An ideal low-pass filter is one that will pass
input frequencies less than oct to the output but block the portions of the input signal
with higher frequencies from appearing at the output. High-pass filters, on the other
hand, block out the lower frequencies and pass the higher ones. A band-pass filter
blocks both low and high frequencies and passes only those frequencies within the
range of the filter specifications, while the band-stop filter, sometimes called a band-
reject filter or a notch filter, blocks only a select range of input frequencies while
passing frequencies both below and above the stopband frequencies. The ideal filter
magnitude frequency response is shown in Figure 1.1 below.
Ideal Low-Pass Filter
Magnitude
Frequency
Response
IH(jco)l
CCfc
Input Signal Frequencies
Ideal High-Pass Filter
Magnitude
Frequency j
Response
IH(jco)l
oct
Input Signal Frequencies
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Response
IH(jto)l
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Figure 1 . 1 Ideal Filter Frequency Response
This indicates that the gain of the filter is equal to one for frequencies that are passed
by the filter and zero for the frequencies that are rejected.
Analog filters are useful in filtering the input signal before it is digitized using
an analog-to-digital (A/D) converter. The digitized signal is often processed by a
microprocessor. If instead, a digital filter can be designed inside the microprocessor,
then there is no need for the analog filter. The noisy signal can be sent directly to the
A/D converter, and the digitized result can be filtered by the microprocessor using a
digital filter design that is analogous to the original analog filter.
The power of digital filters in circuits comes from their flexibility. If
tomorrow, it is decided that a band-pass filter would have worked better than a low-
pass filter, it is easier to modify the firmware code within the microprocessor than it is
to remove hardwired circuit parts from the circuit boards and replace them. This is
useful both while developing a product and enhancing it. Perhaps, instead of changing
to a band-pass filter, it is better to widen the passband of the original filter. With
current technology, many products have remote communications ability built-in. If
this is so, then the microprocessor firmware can often be updated remotely without
requiring a hardware update.
Another advantage of digital filters is their reliability. The results of a digital
filter are always correct for the given input samples. There is no drift due to
temperature or humidity. Because the operations are performed within a
microprocessor, fewer analog components, which tend to be affected by environmental
changes, are needed. Of course, a smaller number of analog components translates
into lower-cost designs also.
Digital filters will not replace analog filters completely. There are cases where
it is not practical for the microprocessor to implement the digital filter. For example, if
the microprocessor is not powerful enough to both meet the product specifications and
implement a digital filter, then it is probably more expensive to use a more-powerful
microprocessor than it is to use an analog filter. Also, there are many applications that
require a filter but have no microprocessor available to perform the digital signal
processing.
Digital filters is a major topic in the field of digital signal processing (DSP).
There are two main types of digital filters: infinite impulse response (IIR) filters and
finite impulse response (FIR) filters. As the name suggests, the response of an infinite
impulse response filter to an impulse input is of infinite duration. Conversely, the
response of a finite impulse response filter is zero outside of some finite time interval.
OR filters can be derived from "parent" analog filters. A transformation can be
performed to transform the analog filter into a digital filter equivalent. Since analog
filter design has been researched in detail, this provides a solid background from which
to design IIR filters. It will be shown later that the output of an IIR filter depends
both on the input signal and feedback from the output signal. IIR filters are sometimes
referred to as recursive filters since the output result is also used as a feedback signal
as will be shown in the filter block diagram (Figure 1.2).
The FIR filter is derived purely by DSP theory and does not relate to analog
filter design. The output of an FIR filter depends only on the input signal, and this
results in some key advantages. An FIR filter is always stable and can be designed to
have a linear phase response. IIR filters, on the other hand, can never have a linear-
phase response, and if designed so that the poles of the IIR filter are outside the unit
circle in the z-domain, the IIR filter would also be unstable. The stability of FIR filters
is a key to adaptive filters which change their own coefficients in an intelligent way
because it is not possible to create an unstable filter. When the signal shape is
important to the application, then linear phase must be obtained in the filter. Data
communications is an example where linear phase response is a requirement.
However, for voice communications applications, the linear phase response is not a
concern because the human ear responds to energy in the frequency domain.
IIR filter design will be discussed in this research paper in a fair amount of
detail. However, FIR filter design is beyond the scope of this paper. Both types of
digital filters are useful for various applications. Next, some basic concepts to aid in
the understanding of digital filters will be presented to prepare the reader for the
discussion of IIR filter design. These concepts are more applicable to IIR filters than
FIR filters, but they will provide insight into the field of digital signal processing.
1.2 Digital Filter Representations
There are five main ways to describe a digital filter: create a difference
equation, a block diagram, a transfer function H(z), an impulse response h(n), or a
pole/zero plot. Each description can be used to fully specify a digital filter. It is
necessary to understand how to interpret these representations and how to convert
between the different forms. This section will discuss these five different
representations that are referred to in other digital signal processing sources.
1.2. 1 Difference Equation
The first means to describe a digital filter is through the use of a difference
equation. The difference equation specifies the output y(n) as a function of the input
x(n) and the previous outputs as shown below:
y(n) = aox(n) + ai x(n-l) + ... + aMx(n-M)- bi y(n-l) -b2y(n-2) ... bN y(n-N)
x(n)
Digital
Filter
^V(n)
x(n) = input to filter
y(n) = output for filter
If all the bk coefficients are zero, then we are describing an FIR filter, with no feedback
from the output. If at least one of the bk coefficients is non-zero, then an IIR filter is
being represented. Note that the n represents the individual digitized samples as a
function of time, assumed to be sampled periodically so that the time between samples
is consistent. All digital filters can be represented using a difference equation; the
coefficients ak and bk determine the type of filter that is implemented and the response
of the filter.
1.2.2 BlockDiagram
The logical next step to describing a filter is to graphically represent the
difference equation for the given filter. This will allow for a more intuitive method of
understanding filters. Following is the block diagram for the difference equation
presented above:
x(n)
_a*L
A
T J-L.
_aM_
,
v(n)
A
I,I A I Time-delay element
m
Figure 1.2 Digital Filter Block Diagram
The block diagram illustrates the recursiveness of the IIR filter since it is easily seen
that the current output depends on both the input and the previous outputs. If all the
bk terms were zero, then the block diagram would represent an FIR filter with no
feedback from the output signal.
1.2.3 Transfer Function H(z)
To determine the transfer function of a digital filter, a simple technique is to
take the Z-transform of the difference equation. Taking the Z-transform yields
Y(z) = X(z) [aO + al z-1 + ... + aM z-M] Y(z) [bi z"1+ b2 z~2+ ... + bN z"N]
Y(z) [1 + bj
z"1
+ b2
z"2
+ ... + bN z"N] = X(z) [ao + ax
z"1
+ ... + aM z"M]
The transfer function H(z) will be defined as the ratio of the output to the input:
Y(z) a0 + a1z"1+ ... +
aMzM
H(z)= =
X(z) 1 + bi
z"1
+ b2
z"2
+ ... + bN
z"N
Rewriting the equation to create positive exponents for the z-terms yields:
Y(z) ao zM+ a,
zM~'
+ ... + aM
H(z) = = [zN"M]
X(z)
zN
+ b,
zN"'
+ b2
zN"2
+ ... + bN
Note that often, the factor [zN"M] will not be shown because most IIR filters have the
same number of delay stages for the input side as for the output side of the block
diagram. Thus, since M=N, [zN"M] is equal to one and does not need to be shown in
the transfer function.
Once the transfer function has been derived, the output Y(z) can be found for
any input X(z) by simple multiplication in the z-domain as shown:
Y(z) = X(z) H(z)
Next, the impulse response in the time-domain will be discussed and correlated with
the transfer function in the z-domain.
1.2.4 Impulse Response h(n)
The impulse response h(n) is defined as the inverse Z-transform of the transfer
function. It is called the impulse response because h(n) describes what the output y(n)
would look like if the input x(n) was a unit impulse function. A unit impulse function
p(n) is defined as follows:
{
0 for n < 0
p(n) = ^ 1 for n = 0
0 for n > 0
Since the impulse response is simply the filter response to a unit impulse function
input, h(n) = y(n) when the input x(n) = p(n).
As described previously, the output Y(z) can be computed in the z-domain by
simply multiplying the transfer function H(z) by the input X(z). In general,
multiplication in the z-domain is equivalent to convolution (represented by *) in the
time-domain. Thus, as for any linear time-invariant system, the discrete output
response y(n) in the time-domain is given by the equation below, where x(n) represents
the discrete input and h(n) represents the impulse response:
y(n) = x(n) * h(n)
Using the definition of discrete convolution results in the following two modified
forms of the equation above:
y(n)= E x(k)h(n-k)= X h(k) x(n-k)
k = -oo k = -oo
Thus, the impulse response h(n) can be used to determine the output response y(n) in
the time-domain in the same manner as the transfer function H(z) is used to determine
the output response Y(z) in the z-domain. For a causal IIR filter, where the impulse
response h(n) is zero for n < 0 (since practical filters cannot predict that an impulse
input will occur before it actually does), the limits of k for the summation are 0 to .
1.2.5 Pole/Zero Plot
A final method of representing a filter is through a pole/zero plot in the z-
domain. The transfer function H(z) can be factored as shown:
ao
zM
+ ai
zM_I
+ ... + aM (z-zi)(z-z2) ... (z-zM)
H(Z)= ; ; = K
zN
+ b,
zN"'
+ b2
zN"2
+ ... + bN (z-pi)(z-p2) ... (z-pN)
The parameters zk indicate the location of the zeroes of the filter while the pk
parameters indicate the location of the poles of the filter. Note that K is considered to
be a gain constant. This constant will not be represented in the pole/zero plot.
However, the filter functionality is described accurately using the pole/zero plot
representation. The conversion between representations of the digital filters would
vary by a gain constant, but because we are dealing with digital filters, the gain can be
adjusted to whatever is desirable without changing the operation of the filter. The
filter will still pass and reject the same frequencies as it would when modeled using
one of the other four representations.
Suppose that our transfer function was
[z-(0.2+j0.8)] [z-(0.2 J0.8)] [z -(-!)]
H(z) =
[z-0.6] [z-(0.9+j0.1)] [z-(0.9-j0.1)]
Then, the filter would have three zeroes and three poles. The zeroes would be at the
complex-conjugate locations zi= (0.2 + j0.8) and z2 = (0.2 j0.8) as well as at z 3= -l.
The poles would be at pi= 0.6 and at the complex pole locations p2 = (0.9 + jO.l) and
p3 = (0.9 - jO.l). A pole/zero plot is made by simply plotting the complex points in the
z-plane as shown below:
i 'Im[z]
Z -plane^
o ^^
x j
xl Re
Unit / O yS
Circle
lzl = 1 ' '
o Zeroes of filter
x Poles of filter
Figure 1.3 Digital Filter Pole/Zero Plot
As mentioned earlier, the pole/zero plot does not indicate a gain constant. However,
all five methods of representing digital filters are equivalent filter descriptions within a
gain constant.
1 .3 Derivation of the Bilinear Z-Transform
Next, the derivation for the Bilinear Z-Transform (BZT) will be explained. It
is included here to help the reader to understand what the BZT does. Having
understood this background theory, the reader will understand why the filter
specification frequencies must be prewarped using the BZT.
The BZT is a transformation between the continuous s-domain and the discrete
z-domain. To derive the BZT, let us begin by attempting to create a discrete
10
approximation of an integrator. Computing the integration of a function, fit), in the
time-domain is equivalent to multiplying the Laplace transform of that function, F(s),
by a factor 1/s in the s-domain. But what is this multiplication factor in the z-domain?
To derive this, a definition of integration in the time domain is useful. From calculus,
it is well known that the integration of a function is equivalent to determining the area
under the curve of the function with respect to the x-axis. Suppose we have a function
g(a) that is to be integrated between negative infinity and t.
g(oc)
a
Figure 1 .4 Graph of Function g(a) For BZT Derivation
Integration can be modeled by the following simple block diagram.
g(0
J v(t)
v(t) = J g(a) da
-oo
When sampling discretely, as in the z-domain, one can only sample at discrete points
throughout the function. Thus, a sampling frequency, T, must be chosen. Thus, if k is
chosen to be an integer value representing the individual discrete samples taken, then
11
kT can be used as an approximation for the continuous variable t in the previous
equation.
kT
v(kT) = J g(a) da
This equation can be broken down into two pieces: the contribution of all the previous
samples taken up to the
k-l51
sample and the contribution that the
k*
sample has
added.
kT rk-lYT kT
v(kT) = J g(a) da = I g(a) da + J g(a) da
-<~ -oo (k-l)T
Notice that the first term is equivalent to the function v[(k-l)T], resulting in a
recursive function:
kT
v(kT) = v[(k-l)T]+J g(a)da
(k-l)T
Note additionally that the second term is simply the area under the curve g(a) between
the points g[(k-l)T] and g(kT). Assuming that the sampling period T is short, then the
area under the curve can be approximated by the trapezoidal area as shown below:
12
g(a)
(k-l)T kT a
Figure 1 .5 Integration Approximation for the Function g(a)
Thus, the function v(kT) can be rewritten as
v(kT) = v[(k-l)T] + T
g(kT) + gf(k-l)Tl
Often in discrete systems, the sampling period T is understood to exist, and kT is
replaced simply by k.
v(k) = v(k-l) + T
e(k) + s(k-l)
Thus, the discrete integration operation has been derived. If the integration operation
is discretely applied to the sampled function g(k), then the result is the discrete output
function v(k).
g(k) v(k)
13
If the Z-transform is applied to the previous equation, the transfer function for
integration can be obtained.
V(z) =
z1
V(z) + G(z) [ 1 +
z"1
]
2
HINTEGRATION (Z) =
V(z)
G(z) 2
1+z"1
zA_
T
2
z+1
z- 1_
As mentioned previously, the transfer function for integration in the s-domain is simply
equal to (1/s). Thus, if the transfer functions are equated, then the Bilinear Z-
Transform between the s-domain and z-domain is obtained.
_J_
2
z+ 1
z- 1
OR _2_
T
z- 1
z+ 1
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Chapter 2: IIR Digital Filter Design
2.1 Filter Specifications
The following analysis will be taken from reference [24] and previous
knowledge of filter design.
2.1.1 Original Design Specifications
To design a filter, one must know certain specifications that the filter must
meet to suit the application. Note that these specifications may be refined to be
consistent with other goals that the user may have, such as complexity. To begin, the
filter that is to be designed should be selected from the four main types of filters,
choosing a low-pass filter, high-pass filter, band-pass filter, or band-stop filter. The
ideal filter response for each type of filter was presented graphically in Figure 1.1.
Figure 1 . 1 showed what specifications are required for ideal filters. Practical
filters cannot achieve a perfect cutoff frequency such that the magnitude response
changes from zero to one at a single frequency. In reality, a range must be specified in
which the filters change from a passband state to a stopband state and vice-versa.
Also, the magnitude response of the passband is usually specified (in dB) as the
maximum amount of ripple that is acceptable. Thus, if the maximum ripple of the
passband is specified to be 0.75 dB (minimum gain = log"1 (-0.75dB / 20) = 0.92), then
the minimum gain and maximum gain of the output with respect to the input signal for
frequencies within the passband must be between 0.92 and 1.00.
15
Similarly, the magnitude response of the filter for the stopband is usually
specified (in dB) as the minimum attenuation for frequencies within the stopband.
Thus, if the minimum attenuation in the stopband is set to 36 dB (maximum gain =
log"1 (-36dB / 20) = 0.016), then the maximum gain of the output with respect to the
input signal for frequencies within the stopband must be 0.016. Thus, the realizable
filter can block out those frequencies of the stopband such that their effects are
limited. Note that as the filter parameters get more stringent and the desired response
is closer to ideal, the complexity of the filter design increases.
Once a filter type is selected, the frequencies that are relevant to the filter of
choice should be selected as well as the desired magnitude response. For example, the
band-stop filter can be described by four frequencies and two desired magnitude
response gains. The four frequencies of interest include the lower passband frequency
(where the first passband ends), the lower stopband frequency (where the stopband
begins), the upper stopband frequency (where the stopband ends), and the upper
passband frequency (where the second passband begins). As described above, the two
desired magnitude response gain parameters are the maximum ripple in the passband
and the minimum attenuation in the stopband. Note that in the passband of the filter, it
is often desirable to have a gain of one. Thus, all frequencies that are meant to pass
through the filter do so such that the magnitude of the output is equal to that of the
input to the filter.
Another parameter of interest when designing a digital filter is the sampling
frequency. From the Nyquist principle, it is well known that to accurately sample
16
frequencies, the maximum frequency in the input signal to a digital circuit should be no
greater than half the sampling frequency. Aliasing occurs when a signal at one
frequency appears to look like a slower frequency signal as a result of the system
sampling rate being too slow to accurately reproduce the input frequency. This
aliasing is usually unwanted. To prevent this, the sampling frequency of the filter
should be chosen to be at least twice the highest frequency contained in the input
signal. If the maximum frequency of the input signal is unknown, it may be possible to
use an analog low-pass filter to limit the frequencies of the input to those which are
less that half the chosen sampling rate.
To summarize, the filter specifications that are required usually are specified as
passband and stopband gains as well as the frequency ranges through which the filter is
allowed to change states between passing frequencies and blocking them. The next
topic will include a discussion on how the specifications of the filter will affect the
complexity of the filter.
2. 1.2 Filter Order Complexity
To design a digital filter, the Bilinear Z-Transform will be used to transform an
analog filter into a digital filter. Other types of transformations that could have been
used include impulse-invariance (to create a digital filter with the same impulse
response as the parent analog filter) and step-invariance (to create a digital filter with
the same step response as the parent analog filter) designs. The BZT method of
design creates a digital filter whose frequency response matches the parent analog
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filter. This results in a much better filter than can be created using the other two
methods.
The parent analog filter that will be used in the following derivations is a
Butterworth filter. A Butterworth filter is a type of analog filter whose spacing
between the poles is known to be 36072n for low-pass filters, where n indicates the
number of poles (or the order of the filter). A Butterworth low-pass filter does not
have any zeroes in the s-domain.
Given the filter parameters, the order of the Butterworth analog filter needed
to meet the specifications must be computed. To begin, the frequency parameters
must be converted from Hertz to rad/sec by multiplying the frequencies by 2k
(assuming the frequencies were originally specified in Hertz). To design a low-pass,
high-pass, band-pass, or band-reject analog filter, it is sometimes easier to work
backwards to find the equivalent complexity one-radian low-pass filter. The order of
this normalized Butterworth low-pass counterpart will be computed, having a
passband that ends at 1 rad/sec and a stopband beginning at cot as calculated in Figure
2.1(a)-(d). The result cot will be used to derive an intermediate analog filter Haj(s) that
can be transformed into the more complicated parent analog filter Hap(s). This parent
analog filter will then be transformed into the digital filter H(z). Figure 2.1(a)-(d)
shows the four types of analog-to-analog transformations. Note once again that the
normalized prototype filter Han(s) will be transformed into a parent analog filter Hap(s)
through an intermediate step, creating the intermediate filter Hai(s). In the figure
below, the "Filter Response
Desired"
refers to the response of the analog filter having
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the same frequency specifications as the digital filter to be designed. Thus, if a low-
pass digital filter was being designed, cou would indicate the end of the passband and
cor'
would indicate the start of the stopband for the digital filter.
Case 1 : Low-Pass Filter Design
Low-Pass Filter Response Desired Low-Pass Prototype Response
Magnitude"
Response
Magnitude
'
Response
cot =
COb
Figure 2. 1 (a) Low-Pass Filter Prototype Parameters
Case 2: High-Pass Filter Design
High-Pass Filter Response Desired Low-Pass Prototype Response
A
1
-a
t
Magnitude
Response
-P
^
nx'
ni. CO
Magnitude
"
Response
COr
COu
cot'
Figure 2.1(b) High-Pass Filter Prototype Parameters
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Case 3: Band-Pass Filter Design
Band-Pass Filter Response Desired Low-Pass Prototype Response
Magnitude"
Response
cot = minimum
CO
A
1
k
^X.
nitude~a
onse
-P
1 cot "
{ CO]
+ COiower COupper
COi (COupper " COiower)
+CO2"
~ COiower COjpper
C02(C0upper- COiower) }
Figure 2.1(c) Band-Pass Filter Prototype Parameters
Case 4: Band-Stop Filter Design
Band-Stop Filter Response Desired Low-Pass Prototype Response
Magnitude"
Response
Magnitude'
Response
-?
CO
pper
cot = minimum { COl
(COupper- COjower)
2
+ COiOWer COupper
1 cot
C02(C0upper " CO|OWer)
2
-CO2 + COiower COupper
CO
}
Figure 2.1(d) Band-Stop Filter Prototype Parameters
Figure 2. 1 Low-Pass Filter Prototypes for the Four Filter Types
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Once the stopband frequency cot has been calculated for the desired low-pass, high-
pass, band-pass, or band-stop filter as indicated by the four calculations above, then
the order, n, of the filter can be computed using the following equation:
n = ceil
10(aMO)
_ -1
lug 10 MO)
_
-1
2 log
1
cot
{"*10,,10)-1 "I
21 "ST J
Note that the ceiling function indicates that the result must be rounded up to an integer
value. The order, n, that the above equation provides is the order that is necessary for
the prototype low-pass filter. For low-pass and high-pass filter designs, the order of
the filter will be the same as n when the prototype filter is transformed to the desired
filter. However, for the band-pass and band-stop filter designs, the order of the filter
will be twice the value of n when the prototype low-pass filter is transformed into the
more complicated band-pass or band-stop filter.
Based on the filter order, passband attenuation, and stopband attenuation, the
cutoff frequency Q.c can be found that will be used to transform the normalized low-
pass analog filter into an intermediate analog filter that can be used to meet the desired
attenuation requirements. The intermediate filter will have its passband and stopband
altered by a factor of Q.c, resulting with the passband ending at Q,c and the stopband
beginning at Q.lc. Note that if the result of n before the ceiling function is non-
integer, the filter of order n will exceed the design specifications. If it is desirable to
21
satisfy the requirement of the passband attenuation and exceed the minimum stopband
attenuation, the following equation should be used to compute Q.c'.
The 1 in the numerator is the end of the passband for
the normalized low-pass filter that the intermediate
cl
_,,,m
(i/2n) filter will be derived from. This indicates that the end
of the passband was at 1 rad/sec.[10(a/.0)_1]
However, if one had wanted to meet the minimum stopband attenuation exactly and
exceed the passband attenuation requirement, then the following could have been used
instead:
cot
Qc2=
(1 / 2n)
[10(P,10)-1]
To exceed both requirements, one could choose a value for Qc between 2C] and Q.c2.
Q.ci <Q.C< Q.c2 if Q.ci < nc2
Q.c2 <Q.C< Qci if 2ci > 2C2
2. 1.3 Prewarping Filter Frequencies to Correct for BZT
Next, the filter frequencies for the filter that is to be designed must be
prewarped to correct for the nonlinearities of the Bilinear Z-Transform. The BZT is
used to map the s-plane (entire plane left of the jco (vertical) axis) into the unit circle of
the z-domain. Mapping an infinite plane into a finite circle will cause warping that
cannot be avoided. However, the warping of the frequencies from the analog filter
Ha(s) to the digital filter H(z) that will occur is understood, and if corrections are made
before the BZT.is applied, then the results after the BZT will yield the desired filter.
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BZTMapping:
H(z) = Ha(s)
_2_
T
z- 1
z+1
The BZT mapping equation above can be illustrated graphically below.
jco Infinitely long line is mapped
s-plane to semicircle of length n
Im[z]
Infinitely long line is mapped
to semicircle of length %
Figure 2.2 Graphical Representation ofBZTMapping
Re[z]
As shown above, mapping an infinitely long line to a finite semicircle length is
performed by the BZT. The BZT equation presented earlier on page 14 is solved for s
in terms of z. This relationship is bidirectional, and if it is solved for z in terms of s,
the following BZT equation is achieved:
(2/T) + s
z =
(2/T) - s
In the s-domain, jco can be substituted for s without changing the equation. Solving
for z in terms of polar notation yields the following:
A (2/T)2
z =
(2/T) + jco
(2/T) jco J^fy
2 jtan^ctfra)+ (
____ _ eJ2tan"1(coT/2)
J6
2
+
(02
e-j tanXcrfm)
= e
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where 0 = 2 tan^coT^). Thus, values for co in the s-domain that range from zero to
positive infinity are mapped to an angle 0 in the z-domain between 0 and k. Likewise,
values for co in the s-domain that range from zero to negative infinity are mapped to an
angle 8 in the z-domain between 0 and -n. The nonlinearity in this relationship is
illustrated by the graph of the mapping equation as shown below:
e = 2tan"'(coT/2)
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CO
-7C
Figure 2.3 Graph of Nonlinearity Between s-Domain and z-Domain
Now, that the nonlinear relationship between the s-domain and z-domain is
understood, the next step is to look at what can be done to correct for this before
applying the BZT equation.
Suppose that we intend to design a low-pass filter that passes all frequencies
less than cobe (band-edge frequency), indicating the low-pass cutoff frequency for the
desired digital filter as represented by C0u for Case 1 of Figure 2.1 on page 19. It will
also be assumed that the maximum frequency awx will be less than or equal to half the
digital filter sampling frequency (Nyquist frequency). The analog input function xa(t)
is to be sampled with a period T, and the sampled output x(n) is the result of the
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sampling process. Figure 2.4 shows the frequency warping relationship for filter
designs.
Frequency Spectrum
fXa(jco)
Z-domain (z = e*9)
+X(eje) = ^{x(n)}
CObe COm,
+ CO
Original Analog Filter. Specification
t Ha(jto)
CO:
-?co
r-^5fe >eObe 7C 271
Intuitively, one would choose at, the cutoff
frequency for the parent analog filter, to be equal
to CObe- When the parent analog filter is
transformed into the desired digital filter using the
BZT equation, frequency warping results that
creates an inaccurate digital filter. Instead, the
parent analog filter should be adjusted by
choosing a value for cct that will result in the
desired digital filter after the BZT is applied.
Apply BZT to parent analog filter
^Ha(jco)
COfc
e = 2tan"'(coT/2)
6C = 2 tan"I(abT/2)
--co <
H(eje)
+e
Figure 2.4 Frequency Warping in Filter Design
It is desirable to design the parent analog filter so that 6C = 6^. Substituting in this
equation and solving for cct yields the following:
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2tan"1(cqT/2) = cflbeT
2 oWT
<* =
tan(rr~
)
Thus, when transforming analog filters into digital filters using the BZT technique, the
frequencies of the parent analog filter (CObe) should be modified using the equation
above to adjust for the nonlinearities inherent to the transformation. The resulting
frequencies ccl should be used in place of the frequencies CObe- The required
conversions for the four main types are filters are given below:
Low-Pass and High-Pass Filters:
_ 2_ coT^u - tan ( 2 )
Band-Pass and Band-Stop Filters:
_ 2 r COiower 1 s
"lower =
~
tan ( 2 )
o -2- AelL,"upper - tan (^ 2 )
2.2 Designs Based on Normalized Low-Pass Filter
When calculating the filter order in Section 2.1.2, the normalized low-pass
filter was described as having its passband end at 1 rad/sec and its stopband begin at
C0f. This filter will be transformed into an intermediate filter having its passband end at
Qc and stopband begin at 2rQc. For a filter of order n, there are n number of poles.
The poles of a filter must be in the left half of the s-plane (inside the unit circle for the
z-domain) for the filter to be stable. For a Butterworth low-pass filter, the angular
spacing between the poles in the s-domain is 180 degrees divided by n, with the poles
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being centered around the negative o axis. Thus, for a filter of order three, the poles
are separated by 60 degrees. The first pole is at Si = -1, while the other two poles, s2
and S3, are at a radius one (because the normalized filter cutoff frequency is 1 rad/sec)
from the origin at 60 degrees from the negative a axis. The general equation for the
normalized Butterworth low-pass filter (passband ending at 1 rad/sec) is shown below:
H(s) -
*
(S - Si)(S - s2)'"(s - s)
To transform the normalized Butterworth low-pass analog filter to the intermediate
analog filter that can be used to meet the attenuation requirements, the following
transformation must take place in Han(s) using a value between 2ci and Q.c2 for Qc
(from page 22):
Hai(s) = Hm(s)
This transforms the normalized Butterworth analog filter into an intermediate analog
filter that will guarantee that the passband and stopband attenuation specifications are
met. The next step is to take the new intermediate analog filter Hai(s) and convert it to
the desired filter type as shown in the next section.
2.2. 1 Transformations Based on Normalized Low-Pass Filter
From Section 2.1.2, the four types of filters that can be designed were
presented along with the abbreviations for the filter specifications. In this section, it is
necessary to transform the intermediate filter Hai(s) into a parent analog filter Hap(s) so
that the BZT can then be applied, yielding the desired digital transfer function H(z).
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2.2.1.1 Intermediate Low-Pass -> Denormalized Low-Pass Transform
Hap(s) = H.i(s)
2.2.1.2 Intermediate Low-Pass -> Denormalized High-Pass Transform
H(s) = Hai(S)
Qu_
s
2.2.1.3 Intermediate Low-Pass -> Denormalized Band-Pass Transform
Hap(s) = Hai(s)
S "T Slower"lowe "upper
S(,"upper " Slower/
2.2.1.4 Intermediate Low-Pass -> Denormalized Band-Stop Transform
Hap(s) = Hai(s)
Si,iiupper - "lower/
S "T 1 1 lower^upper
Note that the transformation between H^s) and Hap(s) could have been done in one
step if the transformation for converting Han(s) to Hai(s) was combined with the above
transformation. The parent analog filter described by the transfer function Hap(s) will
next be transformed into the digital filter described by H(z) using the BZT equation.
2.2.2 Converting H(s) -> H(z) Using the BilinearZ-Transform
To convert the analog transfer function into a digital filter transfer function, the
BZT technique will be used as shown once again below:
H(z) = Hap(s)
_2_
T
z- 1
z+1
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The resulting transfer function H(z) can be converted to any one of the five digital
filter representations described in Chapter 1 .
2.2.3 Biquad-Section Design
Using methods described in Chapter 1, the transfer function H(z) can be
converted to a listing of the poles and zeroes of the filter. A biquad-section uses two
poles and two zeroes. Thus, if one was designing a band-reject filter and originally
calculated n to be 3, then the actual order of the filter is 6 (since the conversion from
normalized low-pass to denormalized band-reject doubled the order of the digital
filter). This filter can then be divided into three cascaded biquad-sections, with each
biquad-section using two poles and two zeroes from the transfer function H(z). It is
important to pair the complex-conjugate poles together and the complex-conjugate
zeroes together when creating a biquad-section so that the coefficients to the filter are
real-valued.
Before going into detail, it is important to understand why biquad-section
designs are used. Biquad-section designs are used in IIR filter design because less
hardware can be used to create more accuracy. Suppose a 10-pole, 10-zero digital
filter was being designed. The transfer function would be as follows:
Y(z) ao z10+ aj z9 + ... + a!0 (z-z,)(z-z2)"(z-Zio)
u^7\ _ _
X(z)
z10
+ bi
z9
+ b2 zs + ... + bio (z-pi)(z-p2)-(z-pio)
The accuracy of the ten coefficients bk affect the location of the ten poles pj. The pole
locations change according to the following relationship:
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Apj = K Abk where K - io(numberofPles)
Thus, when building a 10-pole filter as a single stage, a slight change in coefficients (as
a result of quantization of coefficients) results in a much greater shift
(1010 instead of
102) in the pole locations than if the 10-pole filter is built in five cascading stages of
biquad-sections.
A single biquad-section contains two poles and two zeroes and can be
represented by the following transfer function and block diagram:
Y(z) ao z2 + ai z + a2
H(z) =
X(z)
z2
+ bi z + b2
x(n) af,
X
i r
a,
4 "bl
A A 1
i '
a^ -b2
A A 1
y(n)
I A I Time-delay element
Figure 2.5 Block Diagram for a Single Biquad-Section
Note that each time-delay element is actually a register in hardware that stores the
previous reading. The number of time-delay elements can be reduced if the block
diagram is rearranged as shown below:
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x(n) ? a0
ai
-?y(n)
I A I Time-delay element
a2
Figure 2.6 Simplified Block Diagram for Biquad-Section
This block diagram is an equivalent representation that uses two less registers per
biquad stage. A complete design example will be presented in Chapter 4.
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Chapter 3: Mentor Graphics Automated Design Tools
3.1 Introduction to Tools
In creating an ASIC (Application Specific Integrated Circuit) geared toward
digital signal processing (DSP) applications, Mentor Graphics has developed some
automated tools referred to as the DSP Station tools. These tools provide a means for
creating a high-level description of a digital filter application, referred to as a DFL
(design-flow logic) description. This high-level description can be simulated to
determine how many bits of accuracy are required within the filter to achieve the
desired results. Once the filter DFL has been successfully simulated, another tool can
generate the VHDL (VHSIC Hardware Description Language, where VHSIC is an
abbreviation for Very High Speed Integrated Circuit) for the digital filter. The VHDL
can be simulated, and a schematic can be generated from the VHDL model. The
schematic can be integrated into a chip-level schematic, and this can be used to
automatically generate the VLSI (Very Large Scale Integration) layout. To perform
these steps, various Mentor Graphics tools were used as shown on the following page.
A complete design description is detailed in Chapter 4.
3.2 FILlab: High-Level Filter Design and Simulation
The program FILlab can be used as a starting point to designing a digital filter.
Both IIR and FIR filters can be designed at a high level, and this package can save the
design as a DFL description. This package is useful in estimating the order of the filter
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Specifications FILlab
DFL
Mistral 1
VHDL
4-
DSP
Viewpoint
hdl
Compiled
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Logic
Design
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Architect
DSP
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DFL
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Architect
QuickSim U <4
Design
Viewpoint
Chip
Schematic
DVE
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Station VLSI Layout
Figure 3.1 Road Map Through Mentor Graphics Tools
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that will be required to achieve certain filter specifications. The DFL generated may
easily be modified to change the filter coefficients, if desired.
3.3 Design Architect: DFL and Schematic Editor
The DFL that is generated from FILlab may be modified using the Design
Architect program. Design Architect can be used to both create new DFL's and edit
existing ones. This also will compile the DFL so that any syntax errors are resolved
before simulation.
Design Architect can also be used as a schematic editor. The schematic that
will be generated from the VHDL can be easily be represented as a symbol in Design
Architect. This symbol can be linked to symbols representing the VLSI chip pads.
Design Architect is used to create and edit schematics which can be compiled and then
used to generate the VLSI layout.
3.4 DSPlab: Simulation Tools for DFL
The DSPlab tools allow the user to simulate the DFL that is created by FILlab
or Design Architect. Both time-domain and frequency-domain simulations can be
performed using the DSPlab tools. This simulation software provides graphs for the
results for both a high-level simulation model (full resolution of coefficients used with
maximum accuracy for both multiplications and additions) and a bit-true simulation
model (resolution of coefficients, multiplications, and additions are quantized to the
specified number of bits and simulated accordingly).
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For the time-domain simulation, DSPlab allows the user to select an input
waveform. The time-domain simulation presents the input and output waveforms
graphically as a function of time. Input waveforms may be generated using the built-in
waveform editor, allowing the user to enter a sine wave easily by specifying the
magnitude, DC offset, and frequency. This input waveform will be connected to the
filter input, and the result of the filter can be displayed graphically for both the high-
level and bit-true simulation. This also allows the user to overlay the input waveform
on the output waveform to observe the effects of the filter.
The frequency-domain simulation allows the user to select a range of
frequencies to sweep through the digital filter under test. DSPlab allows the user to
select the step size between consecutive frequencies tested. The result from DSPlab is
the magnitude response of the filter. This graph illustrates the frequency response of
the digital filter and can be used to verify that the passband attenuation and stopband
attenuations will be met with the current DFL design.
3.5 Mistral1/HDL: VHDL Generation/Compilation Tools
Mistral 1 allows the user to generate structural VHDL (as well as some other
types of netlist models) from the compiled DFL. Mistral 1 will create VHDL that uses
the number of bits specified in the DFL that was simulated in DSPlab. Using the
Mistral 1 analysis tools, the number of delay stages between the input and output Ls
given so that the timing of the VHDL is understood. This information is displayed
when analyzing the results of the Mistral 1 run.
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The Mistral 1 tools use a concept referred to as bit-serial design to implement
the DFL design. In a bit-serial design, the same hardware is used for computing all the
bits of a 12-bit operation, for example. In a bit-parallel design, there is hardware to
handle the entire word size (12-bits). When values are shifted in a bit-parallel design,
the entire word size is shifted at the same time to separate hardware. However, for the
bit-serial design, the least significant bit of the values are shifted in first. Then, the bits
are shifted in one at a time until the most-significant bit of the word is shifted in. The
same hardware is reused as the individual bits are shifted in. This results in reuse of
hardware and is more efficient, particularly for filter designs where the speed of the
results of the bit-serial design is acceptable.
The VHDL that is generated by Mistral 1 can be compiled using the HDL
compiler. This compiler will compile the VHDL from the command line if the
Mistral 1 library location is specified. This library is then linked in, and the compiled
VHDL can be used by AutoLogic to generate the schematic for the filter.
Note that the Mentor Graphics Mistral 1 tools used have not currently
implemented full functionality that the DFL syntax provides. Thus, there are certain
limitations in the current software which restrict certain types of automation. For
example, the operators / (division), div (integer division), mod (integer remainder), and
** (power function) have not been implemented. Also, pure floating-point operations
are not supported, and thus, fixed-point representations must be used. Addition and
subtraction operands must be fixed-point representations with the same wordlength
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and fractional length. In Mistral1, delay initializations are ignored, so the chip must be
initialized by preloading the scan chains with known values.
Another limitation in the Mistral 1 tools is that it does not provide the flexibility
for filter coefficients to be scanned in and modified so that the filter operation can be
modified. On the other hand, Mistral 1 allows for minimizing the hardware used to
implement a specific filter with a specific set of filter coefficients. The filter
coefficients are represented in signed digit notation (prefixed by Osd) as a series of
ternary digits (0, 1, or -1, with -1 represented by a T) to minimize the amount of
hardware necessary to multiply filter values by the coefficients. For example, 0.875
can be represented as Osd LOOT (1 0.125, since T in the third decimal position
indicates to subtract 2"3) instead of being represented in binary decimal form 0.111
(0.5 + 0.25 + 0.125, where only addition of
2n factors is allowed). This results in one
less operation that is needed to multiply 0.875 by another number. Thus, the power of
Mistral 1 lies with application-specific designs where the filter coefficients are known,
and it is desirable to minimize the hardware for use with these coefficients. Although
the result does not provide full flexibility to load other filter coefficients, it uses much
less hardware than would be required to implement that added flexibility.
3.6 AutoLogic: Synthesizing VHDL -> Schematic
AutoLogic can be used to generate a digital schematic for a VHDL design.
The compiled VHDL is loaded into AutoLogic, and the user can instruct AutoLogic to
optimize for minimizing the area required for the layout. In AutoLogic, the user must
select the standard cell library that will be used by IC Station when generating the
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layout. For the design example of Chapter 4, the CMOSN 1.2 micron standard cell
library was used. The schematic that results can be saved as a design viewpoint. This
schematic can be used as a symbol in Design Architect and can be connected to
symbols of pads for a chip design. The schematic from Design Architect can then be
used by the Design Viewpoint Editor to complete the next step.
3.7 DVE: Design Viewpoint Checking and Validation
The Design Viewpoint Editor (DVE) can be used to compile and check the
schematic for ERC (Electrical Rules Checking) errors. If no errors are found, a design
viewpoint is generated for the schematic. This design viewpoint can be used to
simulate the design at a bit level and for automatically generating the VLSI layout.
3.8 QuickSim II: VHDL Simulation/Verification
QuickSim II allows the user to simulate the design viewpoint that has been
generated from the VHDL. This allows the user to control the signals on the input
pads and observe the signals on the output pads of the chip. The input signals,
however, must be specified as forces, either low or high, and the times that the signals
change state. Simulating a filter at the bit-level for a bit-serial design is tedious, but
this was performed in the design example in Chapter 4 to ensure that the timing of the
chip was understood.
3.9 IC Station: Schematic -> VLSI Layout
Once there is confidence that the design is correct, IC Station can be used to
automatically generate the VLSI layout for the chip. The user must instruct the
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program to generate a floorplan for the chip, place the ports (pads) for the chip, place
the standard cells from the library chosen in AutoLogic, and complete the routing for
the chip. These steps are highly automated.
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Chapter 4: IIR Band-Reject Filter Design Example
4.1 Filter Specifications and Applications
In this chapter, a band-reject filter that can block out 60 Hz frequencies will be
designed so that the VLSI layout can be generated. The chosen sampling frequency is
3000 Hz. The parameters have been chosen such that a six-pole, six-zero filter will be
required. The design specifications are summarized below:
Parameter Design Specification ;
Sampling Frequency 3000 Hz
Lower Passband Frequency 50 Hz
Lower Stopband Frequency 58 Hz
Upper Stopband Frequency 62 Hz
Upper Passband Frequency 72 Hz
Maximum Passband Ripple 0.75 dB
Minimum Stopband Attenuation 36 dB
Input and Output Representations 8 bits
Table 4. 1 Filter Design Example Specifications
This filter presents some unique applications. In the United States, A/C power
is delivered from utilities using 60 Hz waveforms. The 60 Hz frequencies that are the
source of power in so many applications also cause noise within these systems. It is
sometimes useful to block out the 60 Hz noise, especially if the application is
concerned at looking at a signal that is not supposed to contain any 60 Hz
components.
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In most power-quality applications, harmonic distortion is considered to be
undesirable. If the voltage signal for a residence is being monitored for power-quality,
then one would desire that the waveform contain only a 60 Hz component ideally.
There are ways to measure total harmonic distortion, but one application might be to
feed the digitized voltage signal through a 60-Hz band reject filter, and whatever signal
is left contains mostly the harmonic distortion which can be analyzed further.
4.2 DFL Design and High-Level Simulation
To begin initially, FILlab was used to get a general idea of the complexity of
the filter that is required to meet these specifications. FTLlab generated a DFL
description, which was modified to contain the coefficients that will be derived next.
4.2. 1 Derivation of Filter Coefficients
A complete derivation of the filter coefficients is presented in Appendix A,
containing the MathCad printout of the design steps described in Chapter 2. The
coefficients for the three biquad-sections were derived using the steps from Chapter 2.
In addition, Appendix A describes some quantization issues which will also be
discussed next.
After the biquad-section coefficients were derived, the effects of quantizing the
coefficients needed to be analyzed. Quantizing the coefficients can severely affect the
filter performance. In a digital filter, the coefficients need to be quantized, but as
mentioned in Section 2.2.3 concerning the biquad-section filter design, slight variations
in the coefficients can cause large variations in the pole locations, even with the
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biquad-section approach. The gain of the filter with full precision was designed to be
unity. However, after quantizing the coefficients, the gain of the filter is usually
greater than one as a result of the change in pole locations of the filter. If the filter
gain is too much greater than one, then it may be a requirement that the output contain
more bits than the input. In this particular design, the input and output both will be
represented by 8-bits, and thus, it is important to keep the filter gain less than or equal
to one. In Appendix A, the filter was set up to meet the stopband attenuation and
exceed the passband attenuation. This was done so that the gain could be adjusted by
a factor slightly less than one. The lower gain adjustment would cause the stopband
attenuation requirement to be exceeded while maintaining the other filter
specifications.
The final goal was to use 18-bit quantized coefficients that meet the
specifications and for the gain of the filter to be less than or equal to one. In an
attempt to determine what the multiplication adjustment factor should be, the
coefficients were first quantized to 20 bits (using truncation to the smallest integer),
and then the DC gain was computed for the quantized filter. The 20-bit quantized
filter was used as an estimate of the 18-bit quantized filter because some of the
coefficients can be represented the same whether 1 8-bits or 20-bits are used. Thus,
the intermediate filter is a closer approximation to what the 18-bit coefficients will
achieve. The gain was then adjusted by a factor such that when multiplied by the 20-
bit coefficient -filter, a DC gain of unity would be approximated. The 20-bit
quantization was an intermediate step to help determine the factor to adjust the gain.
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Note that the coefficients can be represented by n bits, where one bit is used for the
sign bit, two bits for the numbers to the left of the decimal point, and (n-3) bits for the
actual fixed point representation to the right of the decimal point for the coefficients.
There are two sets of filter coefficients presented in Appendix A which meet
the specifications. The first set of coefficients used the quantization method described
above and will be used throughout the remainder of the design. However, a second,
more simpler approach was also taken to obtain the quantized coefficients. The results
were quite good, but the filter frequency response was a little less desirable than the
filter achieved using the previous method.
This second method involves a single quantization step, without using the 20-
bit intermediate quantization approach. Here, the original coefficients are quantized to
1 8-bits using a truncation method which results in smaller absolute values for the
coefficients for both positive and negative coefficients. Previously, the coefficients
were truncated with the
"floor" function, which truncates the coefficient to the
smallest integer. For negative coefficients, the smaller integer is the more negative of
the two choices, and thus, the absolute value of the coefficient will be higher when the
"floor" function is used with the negative coefficients. This second method will
truncate such that the absolute value of the coefficient will always be less than or equal
to the absolute value of the unquantized coefficient.
Upon simulation, this method created a filter whose gain was less than one for
all frequencies less than 93.17 Hz. However, the gain for frequencies above 93.17 Hz
rose to a peak of 0.00171 dB (magnitude gain of 1.0002) at 108.50 Hz and then
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decreased exponentially, asymptotic to the positive side of the 0 dB line. This gain is
so small that it is essentially no greater than one since when the maximum 8-bit
number is multiplied by a factor such as 1.0002, then same 8-bit quantized value
would result.
Thus, this second design also seemed to give acceptable results. However,
since the results of the first approach achieved a digital filter meeting all the
specifications with a gain less than one for all frequencies, the first method was chosen
to be the filter to be implemented.
4.2.2 DFL Description of Filter
The DFL description of the band-stop IIR filter is given below. It describes
the IfR filter in C-like syntax.
File: DFL for Thesis Project
Author: Robert C. Panek
Date: April 28, 1995
Purpose: To define an IIR band-reject filter that rejects 60 Hz
frequencies. The filter is designed to work at a sampling
frequency of 3000 Hz. The stopband will guarantee a
minimum attenuation of 36 dB between 58 Hz and 62 Hz, while
the passband will guarantee a maximum ripple of 0.75 dB for
frequencies below 50 Hz and above 72 Hz.
#define IOW fix<8,0> /* Word Length of User I/O */
Sdefine iw fix-:20,3> /* Word Length of Input to Filter */
#define OW fix<20,3-> /* Word Length of Output from Filter */
#define CW f ix-18 , 15-> /* Word Length of Filter Coefficients V
#define AW fix-:20,3- /* Word Length of Accumulators */
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Implement the three-biquad sections of the IIR filter.
func main( IN : IOW ) OUT : IOW =
begin
/*
Definition of the coefficient arrays of the second-order
sections
*/
'/* METHOD 1 USED: 20-bit quantization first, then adjust by DC
gain, then 18-bit quantization; floor for all */
CI [ ] = CW({ 1 .000000000000000E+00,
-1.9842 52 92 96 87 500E+00,
l.OOOOO'OOOOOOOOOOE+OO,
1.9 511413 57 421 87 5E+00,
-0.966613769531250E+00 } ) ;
C2 [ ] = CW({ 1.000000000000000E+00,
-1.9842 52 92 9687 500E+00,
1.0000000 00000 000E+00,
1.972747802734375E+00,
-0.985107421875000E+00 });
C3[] = CW({ 0.965820312500000E+00,
-1.91 64733 88671 87 5E+00,
0.965820312500000E+00,
1.961547851562500E+00,
-0.981231689453125E+00 } )
/* -_-
Description of the series of second-order sections
*/
Yl = second_order_section(IW(IN) ,C1 [ ] ) ;
Y2 = second_order_section ( Yl , C2 [ ] ) ;
OUT = IOW(second_order_section(Y2,C3 [ ] ) )
end;
Describe a single biquad section of an IIR filter.
func second_order_section(IN : IW ; C : CW | 5 ] ) OUT : OW =
begin
Mnl = AW(C[ 0] * Al) ;
Mn2 = AW(C(1] * Al@l) ;
Mn3 = AW(C[2 ] * A182) ;
Mdl = AW(C[3] * Al@l) ;
Md2 = AW(C[4] * Al@2) ;
OUT = Mnl + Mn2 + Mn3 ;
Al = Mdl + Md2 + IN;
end;
The DFL above can be edited and compiled in Design Architect.
4.2.3 Final DFL Simulation Results
After the DFL is compiled, DSPlab can be used to simulate the DFL design at
both a high-level and a bit-true level. To run the time-domain simulation for the filter,
a waveform was created which consisted of two frequencies. The input waveform
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contained a 60 Hz waveform with amplitude 32 added to a 40 Hz waveform of
amplitude 96. The input waveform is shown below:
1.50E+02
1.00E+02
-1.50E+02
Input (40 Hz sine wave + 60 Hz sine wave)
- Series 1
Time Steps
Figure 4. 1 Filter Input Test Signal
Using this input, the filter should block out the 60 Hz component, but allow the 40 Hz
signal of amplitude 96 to pass through unchanged. The following waveform resulted:
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150 "I-;
-100
Filter Output
Time Steps
- Series 1
Figure 4.2 Filter Output Response To Test Signal
The results verify the operation of the filter. Next, the frequency-domain simulation
was performed, and the results are indicated below in Figures 4.3 and 4.4:
-20
m
2- -40 f
IS
a
u -60
I -so m
5
-100 -s
-120
Filter Magnitude Response
I.
,:,;:;;,:(,,:y;,:;;:;;:i:!:i;;::;:l,:;". I-*
10 20 00 40l 60 90 1*0
Frequency (Hz)
- Series 1
Figure 4.3 Filter Design Example Magnitude Response
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a.
Filter Phase Response
Frequency (Hz)
-Seriesl
Figure 4.4 Filter Design Example Phase Response
The frequency response of the designed filter was acceptable. A summary of
the results are given below in Table 4.2:
Parameter Expected Result Simulated Result
End of Lower Passband >50Hz 50.14 Hz
Beginning of Stopband <58Hz 57.92 Hz
End of Stopband >62Hz 62.00 Hz
Beginning ofUpper Passband <72Hz 71.62 Hz
Table 4.2 Filter Design Example Simulation Results
For this filter, the gain of the filter was less than one for all frequencies between DC
and 1500 Hz. Note once again that the phase response of IIR filters is nonlinear, as
illustrated in the phase response graph above.
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4.3 VHDL Generation and Compilation
Next, Mistral 1 is used to generate a bit-serial VHDL design from the DFL
description. The simple DFL was expanded into structural VHDL code (a net list of
the design) which is presented in Appendix B for comparison of the DFL complexity
with the net list complexity. Note that VHDL is the input language of choice for
AutoLogic. It is obvious that a high-level description, whether it is a DFL description
or a behavioral VHDL description, is much simpler to write than the functional net list
equivalent. The HDL compiler was used to compile the generated VHDL code.
The VHDL generated by Mistral 1 has 7 inputs and 4 outputs. The pins can be
summarized as follows:
Pin Type Pin Name Description
Input tc
Input
Input
phi
msl in
Input blc in
Input scanin 1
Test control pin. When '1', indicates to scan in the scanin_l,
scanin_2, and scanin_3 data into the three scan chains and to
scan out the results (Note that 1 bit at a time is scanned in and
out for each clock cycle of phi). When '0', indicates to
operate normally using msl_in and msl_out. (Note that phi
and blc_in are used to control the I/O timing).
System clock. This clock should be set to the sample rate
multiplied by the wordlength, or 60 KHz (3 KHz * 20).
Filter input when tc = '0'. The input is scanned in LSB first,
with one bit per clock cycle scanned in. Note that blc_in =
' 1' for one clock cycle while the LSB of the input is read in.
Then, blc_in will be low for the next 19 (wordlength - 1)
clock cycles. Unused when tc = ' 1'.
Start of sample when tc = '0'. When blc_in = T, this
indicates that the LSB of the input is ready to be read in. For
the next 19 clock cycles, blc_in should equal '0'. For the first
7 of the 19 clock cycles that blc_in is low, the remainder of
the input word will be read in one bit at a time. Unused when
tc='l\
Bit to scan into scan chain #1 when tc = T. Scan chain #1
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Input
Input
Output
Output
Output
Output
scanin_2
scanin_3
msl out
scanout_l
scanout_2
scanout 3
contains 195 cascading flip-flops. Unused when tc = '0'.
Bit to scan into scan chain #2 when tc = '1'. Scan chain #2
contains 195 cascading flip-flops. Unused when tc = '0'.
Bit to scan into scan chain #3 when tc = T. Scan chain #3
contains 189 cascading flip-flops. Unused when tc = '0'.
Output port when tc = '0'. The LSB of the output is valid 25
clock cycles after the input LSB is scanned in. Thus, under
normal operation, there is a valid output starting every 5
clock cycles after the LSB of the input is scanned in (since the
wordlength is 20). Unused when tc = T.
Bit that is scanned out of scan chain #1 when tc = '1'.
Unused when tc = '0'.
Bit that is scanned out of scan chain #2 when tc = T.
Unused when tc = '0'.
Bit that is scanned out of scan chain #3 when tc = '1'.
Unused when tc = '0'.
Table 4.3 I/O Pin Description for Filter Design Example IC
Using the Mistral 1 analysis tools, the user can determine the timing of the
inputs and outputs for the bit-serial design. For the DFL design example, the internal
wordlength of the digital filter is 20 bits. Thus, a new input can be scanned in every 20
clock cycles. Note that since the sampling frequency of the filter is 3 KHz, the clock
phi must be chosen to be 20 times faster, or 60 KHz. The input and output are only 8
bits each, and the input and output are always scanned in and out least-significant bit
(LSB) first. Thus, for the input pin, the input word is scanned in for 8 clock cycles,
and then the input pin performs no operation for the next 12 clock cycles; thereafter,
the cycle repeats. The output LSB is valid five clock cycles after the LSB of the input
is scanned in. The output that comes out is caused by the previous input, however,
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since the total delay is 25 clock cycles from the input to the output of the filter. This
I/O timing is illustrated in Figure 4.5 below.
JUimMinrLJuinTu^irmrLrLrmjinrmnr
blcjn:
p / elk. . '
msl_in : ; ;
8-bit input, LSB first Unused for 12 clock cycles 8-bit input, LSB
msl out:
Unused for 5 8-bit output, LSB first Unused for 12 clock cycles LSB
Figure 4.5 Chip I/O Interfacing Timing Diagram
Note that the hardware in this design is set up to constantly scan in inputs
every 20 clock cycles and that the results from the previous input are still propagating
through the hardware while the next input is being scanned in. The VHDL generated
is somewhat cryptic and difficult to completely understand. However, the analysis
tools that Mistral 1 provides assist the user in determining the timing of the circuit.
Specific examples which illustrate the timing in more detail were simulated using the
QuickSim II tool. This will be the topic later in this chapter.
4.4 AutoLogic: Synthesizing VHDL -> Schematic
Using AutoLogic, a digital schematic was synthesized from the structural
VHDL. This schematic detailed the VHDL connections between the standard cells
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that will ultimately be used in the layout. AutoLogic generated a design viewpoint
that could be loaded as a symbol into Design Architect and connected to the pads of
the chip at the schematic level. The 1.2 micron CMOSN worst-case standard cell
library was specified in AutoLogic.
4.5 Design Architect: Refining Schematic
Design Architect is used to load the AutoLogic symbol for the VHDL and
interface to the ports of the chip. Appendix C contains the schematic which links the
filter symbol to the pads. This high-level representation will be used to instruct the IC
Station package to automatically route the filter inputs and outputs to the pads of the
chip.
4.6 DVE: Schematic Checks and ERC Validation
The Design Viewpoint Editor is used to check the schematic for errors. This
includes an electrical rules check to verify that there are no electrical faults that will
occur as a result of the schematic layout.
4.7 QuickSim II: VHDL Simulation/Verification
To verify that the circuit timing for scanning in and out data was interpreted
correctly from the Mistral 1 analysis tools, QuickSim II was used to provide a low-
level simulation for 1 1 input words, with the results being analyzed. The input used to
generate the 1 1 input words was the following function:
input(n) = sin(27t60t) + sin(27t40t)
t = nT for n = 0,1,...,10
52
The sampling frequency was assumed to be 3000 Hz, so the sampling period T is
1/3000, or 333 microseconds. The following table of inputs were computed by hand
and scaled by a multiplication factor of 50 so that the input could be quantized to
integer 8-bit representations:
ti.: mput(n) Scale by 50, truncate ;:HeX I $ 8-bitBinary 8-bit Binary
Input (LSB first)(-128 to 127) :;:Jrm/ut | Input (MSB first)
0 0 0 0 00000000 00000000
1 0.2090 10 A 00001010 01010000
2 0.4155 20 14 00010100 00101000
3 0.6168 30 IE 00011110 01111000
4 0.8315 41 29 00101001 10010100
5 0.9945 49 31 00110001 10001100
6 1.1663 58 3A 00111010 01011100
7 1.3239 66 42 0.000010 01000010
8 1.4655 73 49 01001001 10010010
9 1.5894 79 4F 01001111 11110010
10 1.6942 84 54 01010100 00101010
Table 4.4 Bit-Serial Inputs For Digital Simulation
The filter scan chains were tested before the input was applied. This was also
done to initialize the state of the filter chip by clearing all the flip-flops. First, all three
scan chains were loaded with Ts, then, the scan chains were loaded with '0's, and
finally, the 1 1 -input test was performed. The input signals were simulated as follows:
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phi: An active high clock ( ) with a 50% duty cycle and period
16.667 \xs (approx. 60 KHz). Note that the simulator time units
are nanoseconds, so the clock was set to 16667 ns, and the
timing of all input signals have been adjusted using a 16667 ns
clock as opposed to a 16.666 |is clock.
tc: '1' for 400 clock cycles (6666.800 |is), then
'0' forever. Note
that first, the scan chains will be loaded with Ts for 200 clock
cycles, and then the scan chains will be loaded with '0's for the
next 200 clock cycles. Note also that the maximum scan chain
length is 195, so after 195 cycles with the scanin_x signals held
constant, all of the scan chain flip-flops have been initialized to
their respective scanin_x constants.
scanin_l, scanin_2, scanin_3:
'1' for 200 clock cycles (3333.400 (is),
then
'0' forever.
blc_in:A clock signal with period 333.340 (is (20 clock cycles of phi,
or approx. 3000 Hz, the sampling frequency). The blcjn signal
is T for the first 16.667 |is (1 clock cycles of phi), then
'0' for
the remainder of the clock period (19 clock cycles of phi).
msl_in: The input signal which scans in the data after 400 clock cycles
of testing and preloading the scan chains. To simulate the input
words, it was necessary to force the input to change states at
specified times. The LSB of the input was set properly at the
same time that the blc_in signal was set high. Both signals
remained constant for 1 clock cycle of phi. Then, every clock
cycle of phi, the next input was updated (scanned in) during the
falling edge of the clock and held at a constant state for 1 entire
clock cycle of phi. The forces are presented in a table on the
following page as an illustration of how tedious low-level filter
simulations with bit-serial designs can be.
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mslin Time (us) msl_in Time (|is)
0 0 1 8716.841
1 7016.807 0 8766.842
0 7033.474 1 9016.847
1 7050.141 0 9033.514
0 7066.808 1 9100.182
1 7366.814 0 9116.849
0 7383.481 1 9333.520
1 7400.148 0 9350.187
0 7416.815 1 9383.521
1 7683.487 0 9400.188
0 7750.155 1 9433.522
1 8000.160 0 9450.189
0 8016.827 1 9666.860
1 8050.161 0 9733.528
0 8066.828 1 9766.862
1 8083.495 0 9783.529
0 8100.162 1 10033.534
1 8333.500 0 10050.201
0 8350.167 1 10066.868
1 8400.168 0 10083.535
0 8433.502 1 10100.202
1 8683.507 0 10116.869
0 8700.174
Table 4.5 msl_in Force Statements For Digital Simulation
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The answers for the current input become available 25 clock cycles after the input. On
the rising clock edge (previous to scanning out the data), the result msl_out is latched,
with a simulated delay of 0.4 ns before the output is valid. The user, however, will not
read msl_out until the falling edge, after it has had 8333.5 ns to settle.
To summarize, the user must change the inputs and read the outputs during the
falling edge of the clock phi, and the filter chip will latch the inputs and outputs during
the rising edge. Since the clock period is very long relative to the propagation delay
within the filter chip, the I/O timing should be very reliable.
The filter results for the 11 integer inputs were estimated using a C-program.
The program used double precision floating-point operations (64-bit representations).
The C-program used to simulate the filter results is given below:
File: simulate. c
Author: Robert C. Panek
Date: May 3, 19 95
Purpose: To simulate the effects of the IIR Band-Stop filter example
presented in this chapter. The accumulated results are
stored as double precision floating point numbers.
= = = = == = = = = = = = = = = = = = = = = = = = = = = = = = = = = == = = = = = = = = = = = = = = = = = = = = = = == = := = = = =*/
((define NUM 11 /* Number of inputs and outputs to monitor */
double adln(NUM) = { 0.0, 10.0, 20.0, 30.0, 41.0, 49.0, 58.0, 66.0,
73.0, 79.0, 84.0 } ; /* List of inputs */
double adYl[NUM); /* List of outputs from first biquad-section */
double adY2[NUM],- /* List of outputs from second biquad-section */
double adOut[NUM]; /* List of outputs from third biquad-section */
double adClfS] = { 1.0,
-1.9842529296875,
1.0,
1.951141357421875,
-0.96661376953125 } /* Coefficients for Biquad 1 */
double adC2 [5] = { 1.0,
-1.9842529296875,
1.0,
1.972747802734375,
-0.985107421875 } ; /* Coefficients for Biquad 2 */
double adC3[5] = { 0.9658203125,
-i. 916473388671875,
0.9658203125,
1.9615478515625,
-0.981231689453125 } /* Coefficients for Biquad 3 */
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/* Biquad-section processing for entire array of inputs */
void biquad_section (double *in, double *coeff, double *out)
{
int k;
double Al[NUM+2]
double Mdl [NUM]
double Md2 [NUM]
double Mnl [NUM]
double Mn2 [NUM]
double Mn3 NUM]
/* Initialize previous inputs to zero */
Al [0] = 0.0;
Al [1] = 0.0;
/* Process the inputs to the biquad section */
for (k = 0; k-:NUM; k + +)
<
Mdl[k] = coeff [3] * Al[k+1] ;
Md2[k] = coeff [4] * Al[k] ;
Al(k+2] = Mdl[k] + Md2[k] + in[k];
Mnl[k] = coeff [0] * Al[k+2];
Mn2(k] = coeff [1] * Al[k+1] ;
Mn3(k] = coeff [2] * Al[k] ;
out[k] = Mnl[k] + Mn2(k] + Mn3[k],-
}
int main ( )
{
int i
/* Set up the IIR filter as three biquad-sections in series */
biquad_section ( adln, adCl , adYl ) ;
biquad_section( adYl, adC2, adY2 )
biquad_section( adY2, adC3, adOut ) ;
printf ("The simulation results for the IIR filter are as follows: \n" ) ;
/* Print out the results from the IIR filter */
for (i =0; i-..NUM; I + +)
{
printf (" i: Qo2d; input: 2d; output: Qo3d\n",
i, (int) (adln[i] ) , (int ) (adOut [ i ] ) );
}
return 1 ;
The expected answers to the 1 1 inputs are compared with the simulated results below.
The time indicated refers to the time that the LSB of the result was valid.
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Time (jlus) 8-bit Result (LSB
first)
Decimal Simulated
Result
Approximate Result
Expected
7083.475 00000000 0 0
7416.815 10010000 9 9
7750.155 10001000 17 18
8083.495 01011000 26 27
8416.835 01000100 34 35
8750.175 00010100 40 41
9083.515 01110100 46 47
9416.855 01001100 50 51
9750.195 01101100 54 55
10083.535 10011100 57 57
10416.875 01011100 58 59
Table 4.6 Digital Simulation Results
The simulation showed that using 20-bit internal accumulators and 8-bit truncated
results yielded the same value as the expected results that were accumulated with 64-
bit floating point accumulators, with all results within 1 count for the 1 1 consecutive
inputs simulated. This simulation was meant to prove that the timing of the inputs
and outputs has been interpreted correctly. Given that the simulation results coincide
with the expected results, the Mistral 1 analysis tools must have been interpreted
correctly.
Upon successful completion of the QuickSim II testing, a Mentor Graphics
tool referred to as QuickPath was used to analyze the approximate delay times
involved for the output signals to propagate from the filter layout to the chip pads.
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The worst-case delay from the output of the VLSI layout to the chip pin output was
computed to be 5.56 ns for a falling edge. The results for the all the output delays are
presented below in order of descending delays:
Type ofEdge Output Pin Delay From Silicon to Pad (in ns)
Falling edge scanout_3_pad 5.56
Rising edge scanout_3_pad 5.41
Falling edge scanout_2_pad 4.32
Falling edge scanout_l_pad 4.22
Rising edge scanout_2_pad 4.18
Rising edge scanout_l_pad 4.07
Falling edge msl_out_pad 3.49
Rising edge msl_out_pad 3.32
Table 4.7 Chip Output Delays From Silicon to Pin
The speed of the chip is fast relative to the sampling frequency of 3000 Hz. Delays
can easily be compensated for since the chip controller latches its I/O on the rising
clock edges and the user latches his I/O on the falling clock edges. This allows for
8333.5 ns settling time between the user's I/O and the chip controller's I/O, which is
more than enough time for the signals to propagate through to the outputs.
4.8 IC Station: Schematic -> VLSI Layout
After the schematic simulation was verified, IC Station was used to perform
the VLSI layout process. N-well 1.2 micron CMOS technology with two metal layers
and one polysilicon layer was used to implement the filter layout. Using the 1.2
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micron CMOSN standard cell library, the layout that was generated is 7.315 mm x
7.213 mm. The layout was generated in accordance with the CMOSN rules file.
Taking a small area that is representative of the chip, the number of transistors
in the design was estimated. An area 0.552 mm by 0.353 mm was examined and
contained 154 transistors. The dimensions of the chip containing transistors of
approximately the same density was estimated to be 5.412 mm by 6.008 mm.
Assuming that the transistors per unit area is held constant for the entire area of the
chip, the estimated number of transistors in the layout is 25,700.
4.9 Testing the Filter ASIC Chip
After fabrication, the chip may be tested using a digital hardware design that
can control the timing for the I/O ports to the chip. The timing of the digital design
must reflect the timing that was discussed when simulating the chip using QuickSim II.
It is important to note that this application was meant to be an ASIC design, that is, an
application-specific integrated circuit. Normally, this type of design would occur as
a single component within a larger VLSI design. Thus, this design was not meant to
solve the world's 60-Hz noise problem, but it was meant to illustrate the power that
automation can provide in VLSI designs.
In general, the easiest method for analyzing a filter's performance is to connect
the filter input to a function generator and the filter output to an oscilloscope. The
user can through different input frequencies and analyze the attenuation on the
output signal. For the band-reject filter, the output should be close to zero for input
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frequencies in the stopband region near 60 Hz. At lower and higher frequencies (not
greater than 1500 Hz, the Nyquist rate, to prevent aliasing) of the passband, the output
should be approximately the same size signal as the input.
Since this is a filter chip with a digital interface, the function generator must be
connected to an A/D (analog-to-digital) converter with the digital A/D output
connected to the filter chip. Similarly, the output of the chip must be connected to a
D/A (digital-to-analog) converter with the analog D/A output connected to the
oscilloscope. The filter chip is a bit-serial design, with the least-significant bit always
shifted in first. Thus, the simplest test fixture design would use an 8-bit serial A/D and
8-bit serial D/A. Recall that the chip controller latches its I/O on rising clock edges
and the user latches his I/O on falling clock edges. The timing of the test fixture must
be set up properly to enforce proper communication with the filter chip as shown in
the timing simulation using QuickSim II. The test fixture must also recognize that the
DFL design was implemented for signed inputs and signed outputs.
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Chapter 5: Conclusions
Automation is not yet to the point where it applies to every type of design, but
the DSP Station tools provided by Mentor Graphics are a big step forward in design
automation. VHDL has been recognized in the design automation field as the high-
level replacement for the layout of the VLSI chip. The DSP Station tools provide a
similar type of automation, by automatically generating a structured VHDL net list
from a high-level DFL description. The DSP Station tools additionally provide a
means to simulate high-level DSP algorithms that often require sinusoidal inputs. This
high-level graphical simulation is very useful in determining the quantization effects by
providing the bit-true simulation option.
There are certain limitations in the current tools that do not allow for complex
designs. Mistral 1 is designed to be used for creating filter designs where the filter
functionality is known and where the coefficients can be hardwired in without a
problem. Thus, the current application for these tools is for use in a static design
where filter programmability is not a requirement. Signal initializations are ignored in
Mistral 1, and thus, for the IIR bit-serial filter, the individual scan-chains must be
preloaded with initial zero values. This is required since an IIR filter uses feedback
from the output, which will be in an unknown state on power-up. Although there are
limitations present in the DSP Station tools, this is a big step in the field of design
automation. The tools provide for simplifying the VLSI design process, and with this
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simplification, it is possible to create certain designs faster than with conventional
methods.
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Appendix A: MathCad Derivation of Filter Coefficients
The following analysis will be taken from Fundamentals ofDigital Signal Processing, by
Lonnie C. Ludeman, and previous knowledge of filter design. UsingMathcad, an infinite
impulse response (IIR) band-reject filter of order 6 will be designed. The quadratic
formula will be designed below as a matrix, and j will be defined to indicate imaginary
numbers.
quad(a,b,c) :=
J:
s := 0 These definitions for s and z
i
- o are used as a matter of
convenience in Mathcad so
there are no undefined
variables.
Next, the sampling frequency and the band-reject filter parameters will be set up. The
band-reject filter will have both a passband (the frequencies for which the filter will pass the
input) and a stopband (the frequencies for which the filterwill NOT pass the input). Ideally,
signals in the passband should be passed through with a gain of 1. However, some small
range of error must be accepted. This error is called the passband ripple. For the stopband,
the ideal case is for no signals of these frequencies to be passed through, thus having a gain of
0. Realistically, one must settle for a minimum stopband attenuation.
The band-reject filter has four distinct frequencies which must be specified. These
frequencies specify the passband and stopband frequencies. Note that a perfect filter would
have the stopband begin at the exact point where the passband ends, and vice-versa. In
reality, some room must be left between where the passband ends and the stopband starts,
and vice-versa. If a very strict filter is required, then the order of the filter will be higher,
resulting in a more complex design. Below, the filter parameters will be set up, and it will be
shown that the filter can be designed with order 6.
3000 (Sampling frequency) 1 (Sampling period)
Filter frequency parameters:
f = so1 lower ' JU
f, -58
f2:=62
upper
(lower passband frequency - where passband ends)
(lower stopband frequency - where stopband begins)
(upper stopband frequency - where stopband ends)
= 72 (upper passband frequency - where passband begins again)
Filter passband and stopband attenuations
a = 0.75 (maximum ripple in the passband)
P := 36 (minimum attenuation in the stopband)
A-l
To design our digital filter, the Bilinear Z-Transform will be used, which transforms an analog
filter into a digital filter. Given the filter parameters, the order of the analog filter needed to meet
the specificationsmust be computed. To begin, the frequency parameters will be converted
from Hertz to rad/sec.
03 lower :-2'7t,f lower 03 lower =314.1592653589793
CO |
:= 2-7C-f j co j =364.424747816416
co 9
;- 2-rc-f 2 co 2 =389-5574890451343
03 upper12'K'f
upper co =452.3893421169302
To design a band-reject analog filter, it is sometimes easier to work backwards to find the
parameters for a simple analog low-pass filter which can be transformed into a more
complicated band-reject filter. Thus, a low-pass counterpart will be designed having a
passband that ends at 1 rad/sec and a stopband beginning as calculated below.
co := mm
03 1A03 upper"03 lower
03 1 + 03 lower03 upper
03 2* I03 upper"03 lower
03 2 +03 lower'03 upper
co
f
= 5.406779661016958
real
log
a
10^-1
P
io10- ij
2-im
nreal =2.950161165389129
n:=ceil(nreal) n=3
Thus, a low-pass filter of order 3 is required. When transforming the low-pass filter to a
band-reject filter, the order of the filter will double. Thus, a band-reject filter that will be of
order 6 has been found.
Next, the filter frequencies for the band-reject filter will be prewarped to correct for the
nonlinearities of the Bilinear Z-Transform.
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2 /2,7U,flowefT\
lower
;=
?*"[
~ J Q lower = 314.4466756982472
2 /2-ic-frT\
D j
:= tan Q j =364.8735357446796
2 [2-K-f2-T
Q .,:=-tan I : 1 Q2 =390.1057961127768
2 2,7t-fupper-T|Q
upper
:=
:f tan
f^
upper
= 453.2485575262613
To satisfy our requirement of the passband attenuation and exceed the minimum stopband
attenuation, the following is used:
\ The 1 in the numerator is the end of the passband for the
^
cl
:= j~
normalized low-pass filter that the denormalized band-reject
~^ filter will be derived from. This indicates that the end of the
\ passband was at 1 rad/sec.a
T010-L
Qcl =1.32062825736801
However, if one had wanted to meet the minimum stopband attenuation exactly and exceed
the passband attenuation requirement, then the following could have been used instead:
cor
Qc2:= Qc2 = 1.358178512655312
2-D
jo10-l
To exceed both requirements, one could choose a value in between the values calculated
above. Since a digital filter is being created that requires a gain less than or equal to one (so
that the same number of bits can be used for the output as for the input), we will meet the
minimum stopband attenuation and exceed the passband attenuation. In one of the final
steps, the gain will be adjusted to guarantee that at all frequencies, unity gain is not exceeded.
Hc:=Qc2 QQ =1.358178512655312
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The poles of a filter must be in the left-half of the s-plane for the filter to be stable. The angular
spacing between the poles is 180 degrees divided by the filter order n. Thus, for a filter of
order 3, the poles are separated by 60 degrees. The first pole is at s=-l, while the other two
poles are at a radius one from the origin at 60 degrees from the NEGATIVE s-axis. Thus:
s1=-l
s 2 =-0.5 +0.866025403784439J
s 3 =-0.5
- 0.866025403784439J
The general equation for a normalized Butterworth low-pass filter of order 3 is shown below:
1
sl;= -1
S2:=
1
2
s3:=
1
2
A,
2
(D Ha(s)
(s-s1)-(s-s2)-(s-s3)
To transform the normalized low-pass analog filter to one which can be used to meet the
desired attenuation requirements, the following intermediate transformation must take place:
& s:=JL
Qc
That transformation is known as a low-pass to low-pass transformation. Next, a low-pass to
band-reject transformation will be done as shown:
,_
s" (n
upper
~Q lower
s lower upper
Combining transformations (2) and (3), transformation (4) is obtained which can represent both:
upper lower
s-
. Qo
(4) s:
s lower upper
For simplicity in the equations that follow, some variables will be created:
c ;=
Q
upper
-. lower
q = 102.1970827359424
<6> c 2 = lower" upper c 2 = 142522.5021791586
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The Bilinear Z-Transform is used to convert the transfer function in the s-domain to a transfer
function in the z-domain. This is where it becomes important to use the frequencies which
have been prewarped to correct for the nonlinearities in the Bilinear Z-Transform technique.
The BZT transformation is given by:
(7) s:=
2 z- V
T Iz+l.
For simplicity, a variable will be set up to represent 2/T also.
(8) F:=-
T
F=6000
Thus, by combining equations (4), (5), (6), (7), and (8), one transformation can be created
which will convert equation (1) into the desired z-domain transfer function H(z) for the
band-reject filter. The transformation is given below:
1
(9) s:=
z-t-1
Fc
kz+ 1
-i-c
This can be rearranged as such:
(10) s:=
(z- lXz+lJ-F-C!
(z- l)2-F2 + (z+l)-c
Substituting (10) into (1) by replacing each
"s" in (1) by its equivalent from (10) will yield the
z-domain transfer function H(z) for the desired band-reject filter. After simplification, the
following equations are obtained:
nz:=2-F - 2-c 2
const
'"
.F*-ii.F_
c
sl
^1
s2
c
F-c
_p2.li.p_
const
.^..V
F2^ F-c2
c
sl
c
s2
c
F^F
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gam :=
F2^
s Ls 2's 3"d constQ'd constj'd const-
gain =0.966639423963699
F+c
const,0
d
constQ
d
const0
const
0
constj constj
const.
d
const2 const2
Thus, the transfer function H(z) can be written as:
H(z) := gain-
a0,0'z "l"a0>i'z + a0,2
+ b0>1-z +
b0)2)-(z2
+ b1(1-z +
b1;2)-(z2
+ b2jl-z + b2>2
gain =0.966639423963699
Vo-1
a0 l =-1.984226612608949
a0,2 = 1
bQ j =-1.951124458050346
bQ 2=0.96663470356838
b1 - =-1.967118776818208 +0.028659195284552J
bj 2 = 0.982756167383274 -0.028887018350056J
b2 l =71.967118776818208 - 0.028659195284552J
b2 2 =0.982756167383274 +0.028887018350056J
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Next, the poles and zeros of the transfer function can be solved for:
zeroes :=
quad(a00,a0(1,a02)o
quad(a0)0,a0)1,a02)i
quad(a0)0,a0jl,a02)o
quad(a0)0,a0)1,a02)i
quad(a00,a01,a0(2)o
quad(a00,a0J,a02)i
poles :=
quad(l,b01,b02)o
quad(l,b01,b02)i
quad(l,bM,b12)o
quad(l,b11,b12)i
quad(l,b21,b22)o
quad(l,b21,b22)i
zeroes =
Solving for the 6 zeroes and the 6 poles yields
0.992113306304475 + 0.12534427571 1353J
0.992113306304475 - 0.12534427571 1353J
0.992113306304475 + 0.1253442757 11353J
0.992113306304475 - 0.1253442757 11353j
0.992113306304475 + 0.12534427571 1353J
0.992113306304475 - 0.12534427571 1353j
0.975562229025173 + 0.1221 18961950289J
0.975562229025173 - 0.12211 8961950289J
0.986359389766498 + 0.1 10491 37 107602J
0.98075938705171 - 0.139150566360573J
0.986359389766498 - 0.1 1049137 107602J
0.98075938705171 + 0.139150566360573J
Finally, the resulting transfer function H(z) can be graphed to verify that the design was
successful.
poles =
G(CO) :=H
(j-co-T)
CO:= 2-JU-40..2-K-80
2
3 \ /8 * 1
-13 \ ,/
i i _18
20-log(|G(co)|)-23 \ /\ /-28 /33 /38
43
-48
I I
40'\5 iSO . 55 .
c
2
)0 (
0
%
55
'
m
'
7580
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Now that the poles and zeroes have been computed, the next step is to create the transfer
function H(z) using coefficients which represent real numbers. This will occur by pairing the
complex conjugate poles and zeroes together into 3 biquad sections. Each biquad section will
use 2 poles and 2 zeroes as shown next. Let us first look at a general case of a single biquad
section.
The first biquad section will be used as an example:
z j
:= zeroes,0 (zeroes for first biquad section)
zeroes,
p !
:= poles0 (poles for first biquad section)
p 2
:= poleSj
H (z-Zl)-(z-z2)
biquad()'-(z-Pl).(z-P2)
(Transfer function for biquad section)
(11) H biquad (z):=
-(z1+z2)-Zr+Z n)-Z -HZ i-Z1 L2
z2- (pi+P2)-z + Pl'P2
Since the paired zeroes are complex conjugates and likewise for the paired poles, the
following simplification can be made:
<12> H biquad^ ;_
2
z - 2-Refz iVz-t-[ Zj ]
z -2-Re(p1)-z+(|p1|)
Either equation (1 1) or (12) can be used to solve for the coefficients for the transfer function
of the biquad sections. Note that in equation (12), either pole of the complex conjugate pair
may be used to solve for the coefficients and likewise for the zeroes. Equation (12) will be
used below to solve for the coefficients for the 3 biquad sections for the bandstop filter which
has been designed thus far.
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coeff
1
-2-Re(zeroes0)
( zeroes0
)2
1
-2-Re(zeroes2)
( zeroes2
)2
1
-2-Refzeroes4)
( zeroes4 )2]
coeff i
-2-Re(polesQ)
(|poles0|)2
-2-Re(poles2)
( poles2 \
-2-Refpoles3)
( poles3 \
coeff,
1
-1.984226612608949
1
1
-1.984226612608949
1
1
-1.984226612608949
1
coeff ^
=
-1.951124458050346
0.96663470356838
-1.972718779532996
0.985113188862797
-1.961518774103421
0.981251855408515
Thus, the transfer function H(z) for the digital filter contains 3 biquad sections with real
coefficients. The tliree biquad sections are defined as:
H!(z):=
H2(z)
H3Cz):=
coeff -z + coeff -z+- coeff
a0 aj a2
z + coeff u -z + coeff u
coeff -z h- coeff a -z + coeffa3 a4 *5
2
z + coeff 5 z + coeff ^
coeff z +- coeff -z + coeff
a6 - a7 a8
z + coeff u -z + coeff hD4 D5
The transfer function H(z) is simply the product of the three biquad-sections, adjusted by the
gain:
H(z) := (gain)-H j(z)-H 2(z)-H 3(z)
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Once again, the resulting transfer function may be plotted to verify the correctness of the
coefficient design.
G(co) := T)
CO := 2-71-40.. 2-51-80
2
-3 \ /> /
\ 1\ /\ /\ //
-13
20-log(|G((o)|)-23
-28
-33
-38
-43
-48
4045 50 55 60 65 70 7580
co
2-71
The passband ripple was specified to be within a certain dB level, specifically 0.75 dB. For
a digital filter, the gain should be less than or equal to one if the same number of bits is to be
used in the output as in the input. As a result of quantizing the coefficients, the gain may vary
slightly. To guarantee that the gain of the filter does not exceed unity, the gain multiplier may
need to be decreased slightly.
To simplify the discussion, the entire gain will be applied to the final biquad section.
In a digital filter, the coefficients need to be quantized. The gain of the filter with full precision
is set to unity. However, quantizing the coefficients may cause the gain to exceed one.
Recall that originally, the filter was designed such that itmet the stopband attenuation and
exceeded the passband attenuation. This was done intentionally so that the gain could be
adjusted by a factor slightly less than one while maintaining the original filter specifications. In
an attempt to determine what the factor should be, the coefficients will first be quantized to
20 bits (using truncation to the smallest integer), and then the DC gain will be computed for
the quantized filter. The gain will be adjusted by a factor such that when multiplied by the
20-bit coefficient filter, a DC gain of unity will be achieved. The final goal is to use 18-bit
quantized coefficients thatmeet the specifications. The 20-bit quantization will be an
intermediate step to help determine the factor to adjust the gain with. Note that coefficients
can be represented by n bits, where 1 bit will be used for the sign bit, 2 bits for the numbers
to the left of the decimal point, and (n-3) bits for the actual fixed point representation after the
decimal point for the coefficients.
n:=20 b:=n-3 b =17
L.
num_bits_per_unit := 2
num_units_per_bit :=
2"
quantize(x) := floor(x-num_bits_per_unit)-num_units_per_bit
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coeff
aq
quantize /coeff a
quantize /coeff a
quantize /coeff
quantize /coeff
a
quantize /coeff
a
quantize /coeff a
quantize/
quantize /-
quantize/
gain coeff a
gain -coeff,
gain-coeff,
coeff
aq
=
.984230041503906
.984230041503906
0.966636657714844
-1.918037414550781
0.966636657714844
coeff bq
quantize /coeff b
quantize /coeff b
quantize /coeff b
quantize /coeff b
quantize /coeff b
quantize /coeff b
coeff bq
=
-1.951126098632813
0.966629028320313
-1.972724914550781
0.985107421875
-1.961524963378906
0.981246948242188
Rewriting the equations yield
H lq(z) :=
coeffn 'Z
+ coeff n -z
+- coeff nnaq0 aqj aq2
+ coeff bqQ-z + coeff bqi
H 2q(z) :=
coeff an "z "^ coeff an "Z + coeff naq3 aq^ aq^
+ coeff bq2-z + coeff
^
H 3q(z) :=
COeffn Z + COeff an Z
+" COeff anaq6 aq7 aqg
+ coeff bq4-z + coeff^
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The transfer function Hq(z) for the digital filterwith quantized coefficients is simply the
product of the three biquad sections:
Hq(z):=Hla(z)-H2a(z)-H3a(z)
Notice that the DC gain of the filter can be found by substituting z=l into Hq(z):
Hq(l) =1.000820626153403
Since the DC gain of the filter is now slightly greater than one, the gain factormust be
re-adjusted and the quantized coefficients will now be recomputed using 18-bit coefficients.
It should be noted that although the DC gain is real close to one, performing a bit-true
simulation often shows that the filter gain is higher at frequencies other than DC. Thus, an
alternate set of coefficients may need to be derived.
gain2 :=
gam
gain2 = 0.965846824799088
Hq(l)
n:= 18 b:=n-3 b = 15
num_bits_per_unit ;= 2
num_units_per_bit :=
2'
quantize(x) := floor (x-num_bits_per_unit)-num_units_per_bit
coeff
aq
quantize /coeff a ]
quantize /coeff a \
quantize /coeff a \ -1.9842529296875
quantize /coeff
a
\
quantize /coeff
a
\
coeff
aq
= -1.9842529296875
quantize /coeff
a
\
quantize/ gain2 coeff a )
0.9658203125
-1.916473388671875
quantize /- gain2-coeff a ) 0.9658203125
quantize/ gain2- coeff a ).
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coeff bq
quantize [coeff b ]
quantize /coeff b \
quantize /coeff b \
quantize /coeff b \
coeff bq
=
quantize /coeff b \
quantize /coeff b \
-1.951141357421875
0.96661376953125
-1.972747802734375
0.985107421875
-1.9615478515625
0.981231689453125
Now that the 18-bit coefficients have been computed, they will be used to verify that the DC
gain is less than one. This is found to be the case as shown below:
COeff an Z
+- COeff Qn z
+" COeff naqQ aqj aq2
Hlq<*>:=
2
z + coeff b(Jo-z + coeff bqi
H2q(*):=
coeffaq3-z -hCoeffaq4-z + coeffaq5
+ coeff bq2-z + coeff^
H3q(z):=
coeff aq6-z + coeff aq7-z + coeff
aqg
z + coeff hn -z-i- coeffbq4^ bq.
The new quantized transfer function Hq(z) is now:
Hq(z):=H1q(z)-H2q(z)-H3q(z)
and the dc gain of the new filter is
Hq(i) =0.999155526335014
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Thus, a digital filter whose DC gain is less than one has been successfully designed. The
resulting 18-bit quantized coefficients for the filter are
coeff an =aq
.9842529296875
.9842529296875
0.9658203125
-1.916473388671875
0.9658203125
coeff bq
=
-1.951141357421875
0.96661376953125
-1.972747802734375
0.985107421875
-1.9615478515625
0.981231689453125
Simulation of the filter verified that the filter met the original specifications. The filter
frequencies of the digital filter with quantized coefficients are given below:
^ lower dfl
:= 50.14 Hz (where passband ends; >= 50 Hz)
f j df1
:= 57.92 Hz (where stopband begins; <= 58 Hz)
f2 dfl := 62.00 Hz (where stopband ends; >= 62 Hz)
fupper_dfl :-71-62 Hz (where passband begins; <= 72 Hz)
At all frequencies between DC and 1500 Hz, the gain of the filter was less than one. In
addition, all the specifications were met or exceeded.
A second, more simpler method of obtaining the coefficients will also be presented. The
results were quite good, but the filter frequency response was a little less desirable than the
filter achieved using the previous method. This second method involves quantizing the
original coefficients to 18-bits using a truncation method which results in smaller absolute
values for the coefficients for both positive and negative coefficients. Previously, the
coefficients were truncated with the
"floor" function, which truncates the coefficient to the
smaller integer. For negative coefficients, the smaller integer is the more negative of the two
choices, and thus, the absolute value of the coefficient will be higherwhen the
"floor" function
is used with negative coefficients. This second method will truncate such that the absolute
value of the coefficient will always be less than or equal to the absolute value of the
unquantized coefficient
A-14
The second method will be set up similar to the original method.
n:= 18 b := n - 3 b =15
num_bits_per_unit := 2
num_units_per_bit :=
2"
quantize 1 (x ) : = floor (x-num_bits_per_unit ) num_units_per_bit
quantize2(x) := ceil(x-num_bits_per_unit)-num_units_per_bit
coeff
quantizel
quantize2
quantize 1
quantize 1
quantize2
quantize 1
coeff.
coeff.
coeff.
coeff ,
coeff .
coeff .
quantize l/
quantize2/-
quantizel/
gain coeff a
gain coeff a
gain-coeff,
coeff
aq
=
.984222412109375
.984222412109375
0.96661376953125
-1.91802978515625
0.96661376953125
coeff bq
quantize2j 'coeff bo)
quantize 1( 'coeff .)
quantize2 'coeff "2)
quantize 1 ''coeff b3)
quantize2
'
coeff
<)
quantize 1 1coeff*l
coeff bq
=
-1.95111083984375
0.96661376953125
-1.97271728515625
0.985107421875
-1.961517333984375
0.981231689453125
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Rewriting the equations yield
2
COeffn -Z
+- COeff an z + COeff anaq0 aqj aq2
H lq(z) :
z + coeff bqo-z + coeff
bqj
2
coeffaq3-z 1-coeffaq4-z + coeffaq5
H 2q(z) := -
z + coeff bq2-z + coeff^
2
coeff a(_6-z + coeff^-z + coeff
^
H 3q(z) :=
z + coeff bq4-z + coeff
^
The transfer function Hq(z) for the digital filter with quantized coefficients is again, simply the
product of the three biquad sections:
Hq(z):=Hlq(z)-H2q(z)-H3q(z)
Once again, the DC gain of the filter can be found by substituting z=l into Hq(z):
Hq(l) =0.999052164558751
This quantized filter exceeded the filter frequency specifications as shown below:
f lower df2
:= 50.15 Hz (where passband ends; >= 50 Hz)
f 1 df2
:= 57.98 Hz (where stopband begins; <= 58 Hz)
f 2 df2
:= 62.05 Hz (where stopband ends; >= 62 Hz)
f ^
:= 71.62 Hz (where passband begins; <= 72 Hz)
The gain of the filter was less than one for all frequencies less than 93.17 Hz. However, the
gain for frequencies above 93. 17 Hz rose to a peak of 0.0017 1 dB (magnitude gain of
1.00019689) at 108.50 Hz and then decreased exponentially, asymptotic to the the positive
side of the 0 dB line. This gain is so small that when the maximum amplitude input signal of
8-bits (represent -128 to 127, for a maximum amplitude of 128) is used, the gain is essentially
no greater than one since when the maximum amplitude is multiplied by a factor such as
1.00019689, the same 8-bit quantized value would result.
Thus, this filter seems to give acceptable results also. However, since the results of the first
method achieved a digital filter meeting all the specifications with a gain less than one for all
frequencies, the firstmethod will be used for the VLSI digital filter.
A-16
Appendix B: MistraM Generated VHDL Code
LIBRARY mslj/hdljib;
USE ms1_vhdljib.all;
-- primary unit : entity declaration
ENTITY DFL IS
PORT (ms1_IN, blcjn, scaninj, scanin_2, scanin_3, phi, tc : IN bit;
ms1_0UT, scanoutj, scanout_2, scanout_3 : OUT bit);
END DFL;
-- secondary unit : structural architecture body
ARCHITECTURE struct OF DFL IS
-- component declarations
COMPONENT ms1_brep
PORT (inl, r, p, scanjn, phi, tc : IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT msl_enla
PORT (inl, e, scanjn, phi, tc : IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT msl_mux
PORT (m, inl, in2, scanjn, phi, tc : IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT msl_adderc
PORT (inl, in2, cin, s, scanjn, phi, tc : IN bit;
outl, cout : OUT bit);
END COMPONENT;
COMPONENT msl_adder
PORT (inl, in2, s, scanjn, phi, tc : IN bit;
outl, cout: OUT bit);
END COMPONENT;
COMPONENT msl_and
PORT (inl, in2, scanjn, phi, tc : IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT msl_exor
PORT (inl, in2, scanjn, phi, tc : IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT mslJnv
PORT (inl, scanjn, phi, tc : IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT msl_or
PORT (inl, in2, scanjn, phi, tc : IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT msl_subtc
PORT (inl, in2, cin, s, scanjn, phi, tc : IN bit;
outl, cout : OUT bit);
END COMPONENT;
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COMPONENT msl_subt
PORT (inl, in2, s, scanjn, phi, tc : IN bit;
outl, cout: OUT bit);
END COMPONENT;
COMPONENT msl_dff
PORT (inl, phi : IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT msl_srga
PORT (s, r, scanjn, phi, tc : IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT ms1_zinj
PORT (inl, zero, p, scanjn, phi, tc : IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT msljuffer
PORT (inl : IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT ms1_scdff
PORT (inl, scanjn, phi, tc : IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT msl_np_brep
PORT (ml, r, p, scanjn, phi, tc : IN bit;
outl, scan_out : OUT bit);
END COMPONENT;
COMPONENT msl_np_enla
PORT (inl, e, scanjn, phi, tc : IN bit;
outl, scan_out : OUT bit);
END COMPONENT;
COMPONENT msl_np_mux
PORT (m, inl, in2: IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT msl_np_adderc
PORT (ml, in2, cin, s, scanjn, phi, tc : IN bit;
outl, cout, scan_out : OUT bit);
END COMPONENT;
COMPONENT msl_np_adder
PORT (inl, in2, s, scanjn, phi, tc : IN bit;
outl, cout, scan_out : OUT bit);
END COMPONENT;
COMPONENT msl_np_and
PORT (inl, in2 : IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT msl_np_exor
PORT (inl, in2: IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT msljipjnv
PORT (inl ; IN bit;
outl : OUT bit);
END COMPONENT;
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COMPONENT msl_np_pr
PORT (inl, in2 : IN bit;
outl : OUT bit);
END COMPONENT;
COMPONENT msl_np_srga
PORT (s, r, scanjn, phi, tc : IN bit;
outl, scan_out : OUT bit);
END COMPONENT;
COMPONENT msl_np_subtc
PORT (inl, in2, cin, s, scanjn, phi, tc : IN bit;
outl, cout, scan_out : OUT bit);
END COMPONENT;
COMPONENT msl_np_subt
PORT (inl, in2, s, scanjn, phi, tc : IN bit;
outl, cout, scan_out : OUT bit);
END COMPONENT;
COMPONENT msl_np_zinj
PORT (inl, zero, p, scanjn, phi, tc : IN bit;
outl, scan_out : OUT bit);
END COMPONENT;
FOR ALL: msl_zinj USE ENTITY msl_vhdljib.msl_zinj(behav);
FOR ALL: msljrep USE ENTITY msl_vhdljib.msl_brep(behav);
FOR ALL: msl_subt USE ENTITY ms1_vhdljib.msl_subt(behav);
FOR ALL: msl_adder USE ENTITY msl_vhdljib.msl_adder(behav);
FOR ALL: msl_npj)rep USE ENTITY msl_vhdljib.msl_npj_rep(beha.);
FOR ALL: msl_np_adder USE ENTITY ms1_yhdljib.ms1_np_adder(behav);
FOR ALL: msl_np_subt USE ENTITY msl_vhdljib.ms!_np_subt(behav);
FOR ALL: msl_np_zinj USE ENTITY ms1_vhdljib.msl_np_zinj(behav);
FOR ALL: msl_dff USE ENTITY msl_vhdl_lib.msl_dff(behav);
FOR ALL: msl_and USE ENTITY msl_vhdljib.ms1_and(beha.);
FOR ALL: mslJuffer USE ENTITY msl_vhdljib.mslJjuffer(behav);
FOR ALL: msl_scdff USE ENTITY ms1_vhdljib.msl_scdff(behav);
-- internal signals
SIGNAL tmp0_cas2, tmpO, OUT_buf41, Mnl_nmp5, Mnl_nmp6, Mnl_nmp6_cyl0, Mnl_nmp7,
Mnl_nmp8, Mnl_nmp8_cyH, Mnl_nmp9, Mnl, Mnl_cyl8, Mn2_nmpl2, Mn2_nmpl3, Mn2_nmpl3_cy22,
Mn2_nmpl4, Mn2_nmpl5, Mn2_nmpl5_cy26, Mn2_nmpl6, Mn2_nmpl7, Mn2_nmpl7_cy30, Mn2_nmpl8, Mn2_nmpl9,
Mn2_nmpl9_cy34, Mn2_nmp20, Mn2_nmp21, Mn2_nmp21_cy38, Mn2_nmp22, Mn2_nmp23, Mn2_nmp23_cy42, Mn2,
Mn3_nmp25, Mn3_nmp26, Mn3_nmp26_cy48, Mn3_nmp27, Mn3_nmp28, Mn3_nmp28_cy52, Mn3_nmp29, Mn3,
Mn3_cy56, Mdl_nmp32, Mdl_nmp32_scout, Mdl_nmp33, Mdl_nmp33_cy60, Mdl_nmp33_scout, Mdl_nmp34, Mdl_nmp34_scout,
Mdl_nmp35, Mdl_nmp35_cy64, Mdl_nmp35_scout, Mdl_nmp36, Md1_nmp36_scout, Mdl_nmp37, Mdl_nmp37_cy68,
Mdl_nmp37_scout,
Mdl_nmp38, Mdl_nmp38_scout, Mdl_nmp39, Mdl_nmp39_cy72, Mdl_nmp39_scout, Mdl, Mdl_scout30, Md2_nmp41,
Md2_nmp42, Md2_nmp42_cy78, Md2_nmp43, Md2_nmp44, Md2_nmp44_cy82, Md2_nmp45, Md2_nmp46, Md2_nmp46_cy86,
Md2_nmp47, Md2_nmp48, Md2_nmp48_cy90, Md2_nmp49, Md2, Md2_cy94, tmplO, tmpl0_cy96,
OUT_cas3, OUT_cas3_cy98, tmpll, tmpll_cylOO, tmpl l_scout3, Al, Al_cyl02, Al_scout4,
Mn2_unil_nmp53, Mn2_unil_nmp54, Mn2_unil_nmp54_c, Mn2_unil_nmp55, Mn2_unil_nmp56, Mn2_unil_nmp56_c, Mn2_unil,
Mdl_uni3_nmp59,
Mdl_uni3_nmp59_s, Mdl_uni3_nmp60, Mdl_uni3_nmp60_c, Mdl_uni3_nmp60_s, Mdl_uni3_nmp61, Mdl_uni3_nmp61_s,
Mdl_uni3_nmp62, Mdl_uni3_nmp62_c,
Mdl_uni3_nmp62_s, Mdl_uni3_nmp63, Mdl_uni3_nmp63_s, Mdl_uni3_nmp64, Mdl_uni3_nmp64_c, Md1_uni3_nmp64_s,
Mdl_uni3_nmp65, Mdl_uni3_nmp65_s,
Mdl_uni3_nmp66, Mdl_uni3_nmp66_c, Mdl_uni3_nmp66_s, Mdl_uni3, Mdl_uni3_scout3, Md2_uni4_nmp68, Md2_uni4_nmp69,
Md2_uni4_nmp69_c,
Md2_uni4_nmp70; Md2_uni4_nmp71, Md2_uni4_nmp71_c, Md2_uni4_nmp72, Md2_uni4, Md2_uni4_cyl42, tmp20, tmp20_cyl44,
Y2, Y2_cyl46, tmp21, tmp21_cyl48, tmp21_scout7, Mnl_uniO, Mnl_uni0_cyl50, Mnl_uni0_scout6,
Mn2_uni8_nmp76, Mn2_uni8_nmp77, Mn2_uni8_nmp77_c, Mn2_uni8_nmp78, Mn2_uni8_nmp79, Mn2_uni8_nmp79_c, Mn2_uni8,
Mdl_unilO_nmp82,
netJ5, Mdl_unil0_nmp83, net_5, netJ9, Mdl_unil0_nmp84, netJ6, Mdl_unil0_nmp85, net_6,
net_20, Mdl_unil0_nmp86, netJ7, Mdl_unil0_nmp87, net_7, net_21, Mdl_unil0_nmp88, netJ8,
Mdl_unil0_nmp89, net_8, netJ4, Mdl_unilO, Mdl_unilO_scout, Md2_unill_nmp91, Md2_unill_nmp92, net_9,
Md2_unill_nmp93, Md2_unill_nmp94, netJO, Md2_unill_nmp95, Md2_unill_nmp96, netjl, Md2_unill_nmp97, Md2_unill,
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Md2_unill_cyl94, tmp30, tmp30_cyl96, Yl, Y1_cy198, tmp31, tmp31_cy200, tmp31_scout9,
Mnl_uni7, Mnl_uni7_cy202, Mnl_uni7_scout2, Md2_nmp40, Md2_nmp40_cy204, Mdl_uni3_nmp58, Mdl_uni3_nmp58_c,
Mdl_uni3_nmp58_s,
Mdl_unil0_nmp81, netJ2, net_22, Md2_unill_nmp90, netJ3, net_24, net_26, net_27,
Mdl_nmp31Jie23_e, net_29, net_30, delay27_he26_ex, net_32, net_34, net_36, net_42,
Md2_he37_exp6, net_43, net_44, net_47, blc_3, blc_4, blc_5, blc_6,
blc_7, blc_8, blc_9, blc_10, blcjl, blcJ2, blcJ3, blcJ4,
blcJ5, blcJ6, blcJ7, blcJ8, blcJ9, Ground, scaninjjjufl, blcj,
Mn3Jie34_exp40, Mn3_uni9_exp40, net_62, scanin_2_buf8, Mn3_uni2_exp23, net_72, net_80, netj38,
net_95, netJ 02, netJ 08, net_1 1 5, netJ 20, tmpU_he38_exp6, Alje39_exp6, netJ 25,
netJ29, netJ34, netJ38, netJ42, netJ46, netJ50, netJ53, scanin_3_bufl3,
delay9_he4_exp4, netJ56, Aljiel7_exp4, netJ59, netJ62, tmp21_he44_exp4, tmp31_he51_exp4, netJ64,
netJ66, netJ68, netJ69, Aljie5_exp2, netJ71, Mdl_nmp31Jie3_e, delayl 7Je7_exp, blc_2,
INJ.uf39, blcjn_buf40, Mn2_nmp11_hel3, Mn2_nmpll_hel3_e, net_23, delay9_hel6, delay9_hel6_exp, net_25,
delay27_he20, delay27_he20_ex, Mdl_nmp31Je23, delay9Je24, delay9_he24_exp, net_28, delay!7_he25, delayl 7Jie25_ex,
delay27_he26, Mn2_nmpl l_he28, Mn2_nmpl 1Je28_e, net_31, delay9Je29, delay9_he29_exp, net_33, Mn2_nmpl 1Je30,
Mn2_nmpllje30_e, net_35, Mn2_nmp23Je32, Mn2_nmp23Je32_e, net_37, net_38, net_39, net_40,
net_41, Md2Je37, Md2_he37_expl, Md2_he37_exp2, Md2_he37_exp3, Md2Je37_exp4, Md2_he37_exp5, Mn2_unil_nmp56J,
Mn2_uni8_nmp79J, delay27Je48, delay27Je48_ex, net_45, net_46, Mn3Je34, Mn3Je34_exp1, Mn3Je34_exp2,
Mn3_he34_exp3, Mn3Jie34_exp4, Mn3_he34_exp5, Mn3_he34_exp6, Mn3_he34_exp7, Mn3_he34_exp8, Mn3_he34_exp9,
Mn3_he34_expl0,
Mn3_he34_expll, Mn3Je34_expl2, Mn3Je34_expl3, Mn3_he34_expl4, Mn3Jie34_expl5, Mn3Je34_expl6, Mn3Jie34_expl7,
Mn3Jie34_expl8,
Mn3Je34_expl9, Mn3Je34_exp20, Mn3Je34_exp21, Mn3Je34_exp22, Mn3_he34_exp23, Mn3Je34_exp24, Mn3_he34_exp25,
Mn3Je34_exp26,
Mn3Jie34_exp27, Mn3Jie34_exp28, Mn3_he34_exp29, Mn3Jie34_exp30, Mn3Je34_exp31, Mn3_he34_exp32, Mn3Je34_exp33,
Mn3Jie34_exp34,
Mn3_he34_exp35, Mn3_he34_exp36, Mn3_he34_exp37, Mn3_he34_exp38, Mn3Jie34_exp39, Mn3_uni9, Mn3_uni9_expl,
Mn3_uni9_exp2,
Mn3_uni9_exp3, Mn3_uni9_exp4, Mn3_uni9_exp5, Mn3_uni9_exp6, Mn3_uni9_exp7, Mn3_uni9_exp8, Mn3_uni9_exp9,
Mn3_uni9_expl0,
Mn3_uni9_expll, Mn3_uni9_expl2, Mn3_uni9_expl3, Mn3_uni9_expl4, Mn3_uni9_expl5, Mn3_uni9_exp16, Mn3_uni9_expl7,
Mn3_uni9_expl8,
Mn3_uni9_expl9, Mn3_uni9_exp20, Mn3_uni9_exp21, Mn3_uni9_exp22, Mn3_uni9_exp23, Mn3_uni9_exp24, Mn3_uni9_exp25,
Mn3_uni9_exp26,
Mn3_uni9_exp27, Mn3_uni9_exp28, Mn3_uni9_exp29, Mn3_uni9_exp30, Mn3_uni9_exp31, Mn3_uni9_exp32, Mn3_uni9_exp33,
Mn3_uni9_exp34,
Mn3_uni9_exp35, Mn3_uni9_exp36, Mn3_uni9_exp37, Mn3_uni9_exp38, Mn3_uni9_exp39, Md2_uni4_nmp67, Md2_uni4_nmp67_e,
net_48,
net_49, net_50, net_51, net_52, net_53, net_54, net_55, net_56,
net_57, net_58, net_59, net_60, net_61, Mn3_uni2, Mn3_uni2_expl, Mn3_uni2_exp2,
Mn3_uni2_exp3, Mn3_uni2_exp4, Mn3_uni2_exp5, Mn3_uni2_exp6, Mn3_uni2_exp7, Mn3_uni2_exp8, Mn3_uni2_exp9,
Mn3_uni2_expl0,
Mn3_uni2_expll, Mn3_uni2_expl2, Mn3_uni2_expl3, Mn3_uni2_expl4, Mn3_uni2_expl5, Mn3_uni2_expl6, Mn3_uni2_expl7,
Mn3_uni2_expl8,
Mn3_uni2_expl9, Mn3_uni2_exp20, Mn3_uni2_exp21, Mn3_uni2_exp22, Md2_unillje50, Md2_unil1_he50_e, net_63, net_64,
net_65, net_66, net_67, net_68, net_69, net_70, net_71, netj,
net_73, net_74, net_75, net_76, net_77, net_78, net_79, net_4,
net_81, net_82, net_83, net_84, net_85, net_86, net_87, Mn2_unil_nmp52_h,
net_89, net_90, net_91, net_92, net_93, net_94, Mn2_uni8_nmp75J, net_96,
net_97, net_98, net_99, netJOO, netJOl, delay9_he36, delay9Je36_exp, netJ03,
netJ04, netJ05, netJ06, netJ07, net_3, netJ09, netJIO, netjll,
netJ12, netJ13, netJU, Mn3_nmp24Je33, Mn3_nmp24Je33_e, net_H6, netJ17, netJ18,
netJ19, tmpllje38, tmpl1_he38_expl, tmpl 1Jie38_exp2, tmpl1_he38_exp3, tmpl 1Je38_exp4, tmpl 1Je38_exp5, A1Je39,
Aljie39_expl, Al_he39_exp2, AlJe39_exp3, Alje39_exp4, AlJe39_exp5, delay29Je49, delay29_he49_ex, netJ21,
netJ22, net_123, netJ24, delay27Jell, delay27Je11_ex, netJ26, netJ27, netJ28,
net_2, net_130, netJ31, netJ32, netJ33, delay29Je27, delay29_he27_ex, netJ35,
netJ36, net_137, Mn2_nmpllje31, Mn2_nmpl l_he31_e, netJ39, netJ40, netJ41, Mdl_nmp31Je35,
Mdl_nmp31_he35_e, netJ43, netJ44, netJ45, delayl7Je42, delayl7_he42_ex, netJ47, netJ48,
netj"49, Mn2_nmplljiel, Mn2_nmpl l_hel_e, netJ51, netJ52, delay9_he4, delay9_he4_expl, delay9_he4_exp2,
delay9_he4_exp3, Mn3_nmp24_hel4, Mn3_nmp24_hel4_e, netJ54, netJ55, Al_hel7, Al_hel7_expl, Al_hel7_exp2,
Aljel7_exp3, dejay17_hel8, delayl 7_he1 8_ex, netj"57, netJ58, delay29_he21, delay29_he21_ex, netJ60,
netJ61, tmp21_he44, tmp21_he44_expl, tmp21_he44_exp2, tmp21Je44_exp3, tmp31_he51, tmp31_he51_expl, tmp31Je51_exp2,
tmp31_he51_exp3, delay29_hel2, delay29_hel2_ex, netJ63, Mdl_nmp31_hel5, Mdl_nmp31Jel5_e, netJ65, Mn2_nmpl l_he22,
Mn2_nmp11_he22_e, netJ67, Mn3_nmp24_he2, Mn3_nmp24_he2_e, Aljie5, Aljie5_expl, Md2_uni4_nmp67_h, netJ70,
Mdl_nmp31Jie3, delayl7_he7 : bit;
BEGIN
compj: msl_zinj
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PORT MAP(in1 => IN_buf39, zero => blcJ6, p => blcJ9, scanjn => scaninj_bufl, outl => tmp0_cas2, phi => phi, tc =>
tc);
comp_2: msljxep
PORT MAP(inl => tmp0_cas2, r => blc_8, p => blcJ7, scanjn => tmp0_cas2, outl => tmpO, phi => phi, tc => tc);
comp_3: msljsrep
PORT MAP(inl => OUT_cas3, r => blcjl, p => blc_3, scanjn => OUT_cas3, outl => OUT_buf41, phi => phi, tc => tc);
comp_4: mslJ_rep
PORT MAP(in1 => Al, r => blc_2, p => blc_4, scan_in => Md2_uni4_nmp67_h, outl => Mnl_nmp5, phi => phi, tc => tc);
comp_5: msl_subt
PORT MAP(inl => Mnl_nmp5, in2 => Al_he5, s => blc_6, scanjn => A1_he5, outl => Mnl_nmp6, cout => Mnl_nmp6_cy10,
phi => phi, tc => tc);
compj.: msl_brep
PORT MAP(inl -> Mnl_nmp6, r => blc_6, p => blc_9, scanjn => Mnl_nmp6, outl => Mnl_nmp7, phi => phi, tc => tc);
comp_7: msl_subt
PORT MAP(inl => Mnl_nmp7, in2 => Al_hel7, s => blcjl, scanjn => Al_hel7, outl => Mnl_nmp8, cout =>
Mnl_nmp8_cyl4, phi => phi, tc => tc);
comp_8: mslJorep
PORT MAP(inl => Mnl_nmp8, r => blcjl, p => blcJ6, scanjn => Mnl_nmp8, outl => Mnl_nmp9, phi => phi, tc => tc);
comp_9: msl_adder
PORT MAP(inl => Al_he39, in2 => Mnl_nmp9, s => blcJ8, scanjn => Al_he39, outl => Mnl, cout => Mnl_cyl8, phi =>
phi, tc => tc);
compJO: msl_brep
PORT MAP(inl => Al, r => blc_2, p => blc_6, scanjn => Mnl_nmp5, outl => Mn2_nmpl2, phi => phi, tc => tc);
compjl: msl_subt
PORT MAP(inl => Mn2_nmpl2, in2 => Mn2_nmpl l_hel, s => blc_8, scanjn => Mn2_nmpl2, outl => Mn2_nmpl3, cout =>
Mn2_nmpl3_cy22, phi => phi, tc => tc);
compJ2: msl_brep
PORT MAP(inl => Mn2_nmpl3, r => blc_8, p => blcJO, scanjn => Mn2_nmpl3, outl => Mn2_nmpl4, phi => phi, tc => tc);
comp_13: msl_subt
PORT MAP(inl => Mn2_nmpl4, in2 => Mn2_nmpll_hel3, s => blc_12, scanjn => Mn2_nmpl4, outl => Mn2_nmpl5, cout
=> Mn2_nmpl5_cy26, phi => phi, tc => tc);
compJ4: msl_brep
PORT MAP(inl => Mn2_nmpl5, r => blc_12, p => blcJ4, scanjn => Mn2_nmpl5, outl => Mn2_nmpl6, phi => phi, tc =>
tc);
compJ5: msl_subt
PORT MAP(inl => Mn2_nmpl6, in2 => Mn2_nmpl 1Je22, s => blcJ6, scanjn => Mn2_nmpl6, outl => Mn2_nmpl7, cout
=> Mn2_nmpl7_cy30, phi => phi, tc => tc);
compJ6: msl_brep
PORT MAP(ml => Mn2_nmpl7, r => blc_16, p => blcJ8, scanjn => Mn2_nmpl7, outl => Mn2_nmpl8, phi => phi, tc =>
tc);
compJ7: msl_subt
PORT MAP(inl => Mn2_nmpl8, in2 => Mn2_nmpl l_he28, s => blc_in_buf40, scanjn => Mnl_uni7_scout2, outl =>
Mn2_nmpl9, cout => Mn2_nmpl9_cy34, phi => phi, tc => tc);
comp_18: msl_brep
PORT MAP(inl => Mn2_nmpl9, r => blcjnj)uf40, p => blc_2, scan_in => Mn2_nmpl9, outl => Mn2_nmp20, phi => phi, tc
=> tc);
compJ9: msl_adder
PORT MAP(ml => Mn2_nmp1 1Jie30, in2 => Mn2_nmp20, s => blc_4, scanjn => Mn2_nmp20, outl => Mn2_nmp21, cout =>
Mn2_nmp21_cy38, phi => phi, tc => tc);
comp_20: msljbrep
PORT MAP(inl => Mn2_nmp21, r => blc_4, p => blc_8, scanjn => Mn2_nmp21, outl => Mn2_nmp22, phi => phi, tc => tc);
comp_21: msl_subt
PORT MAP(inl => Mn2_nmp22, m2 => Mn2_nmpll_he31,s => blcJO, scanjn => Mn2_nmp22, outl => Mn2_nmp23, cout
=> Mn2_nmp23_cy42, phi => phi, tc => tc);
compj_2: msl_zinj
PORT MAP(inl => Mn2_nmp23_he32, zero => blcJ7, p => blcJ8, scanjn => Mn2_nmp23Jie32, outl => Mn2, phi => phi, tc
=> tc);
comp_23: msl_brep
PORT MAP(inl -> Al, r => blc_2, p => blc_4, scanjn => Mn2_nmpl8, outl => Mn3_nmp25, phi => phi, tc => tc);
compj_4: msl_subt
PORT MAP(inl => Mn3_nmp25, in2 => Mn3_nmp24_he2, s => blcjj, scanjn => Mn3_nmp24_he2, outl => Mn3_nmp26, cout
=> Mn3_nmp26_cy48, phi => phi, tc => tc);
compj?.: msl_brep
PORT MAP(inl => Mn3_nmp26, r => blcjS, p => blc_9, scanjn => Mn3jmp26, outl => Mn3_nmp27, phi => phi, tc => tc);
compj?6: ms1_subt
PORT MAP(inl => Mn3_nmp27, in2 => Mn3_nmp24_hel4, s => blcjl, scanjn => Mn3_nmp24_hel4, outl => Mn3_nmp28,
cout => Mn3_nmp28_cy52, phi => phi, tc => tc);
comp_27: ms1_brep
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PORT MAP(inl => Mn3_nmp28, r => blcjl, p => blcJ6, scanjn => Mn3_nmp28, outl => Mn3_nmp29, phi => phi, tc =>
tc);
comp_28: ms1_adder
PORT MAP(inl => Mn3_nmp24_he33, in2 => Mn3_nmp29, s => blc_18, scanjn => Mn3_nmp24_he33, outl => Mn3, cout =>
Mn3_cy56, phi => phi, tc => tc);
comp_29: msljipjirep
PORT MAP(inl => Al, r => blc_2, p => blc_4, scanjn => Mn3_nmp25, outl => Mdl_nmp32, scanjiut => Mdl_nmp32_scout,
phi => phi, tc => tc);
comp_30: msljip_adder
PORT MAP(inl => Mdl_nmp31_he3, in2 => Mdl_nmp32, s => blc_5, scanjn => Mdljimp31_he3, outl => Mdl_nmp33, cout
=> Mdl_nmp33_cy60, scan_out => Mdl_nmp33_scout, phi => phi, tc => tc);
comp_31: msl_np_brep
PORT MAP(inl => Mdl_nmp33, r => blc_4, p => blc_8, scanjn => Mdl_nmp32_scout, outl => Mdl_nmp34, scan_out =>
Mdl jimp34_scout, phi => phi, tc => tc);
comp_32: msl_np_subt
PORT MAP(inl => Mdljimp34, in2 => Mdl_nmp31_hel5, s => blc_9, scanjn => Mdl_uni3_nmp60_s, outl => Mdljimp35,
cout => Mdl_nmp35_cy64, scan_out => Mdl_nmp35_scout, phi => phi, tc => tc);
comp_33: msl_np_brep
PORT MAP(inl => Mdl_nmp35, r => blcjl, p => blcJO, scanjn => Mdl_nmp34_scout, outl => Mdl jimp36, scan_out =>
Mdl jimp36_scout, phi => phi, tc => tc);
comp_34: msl_np_subt
PORT MAP(in1 => Mdl_nmp36, in2 => Md1_nmp31_he23, s => blcjl, scanjn => Mdl_nmp31Je23, outl => Mdljimp37,
cout => Mdl_nmp37_cy68, scan_out => Mdl_nmp37_scout, phi => phi, tc => tc);
comp_35: msljp_brep
PORT MAP(inl => Mdl_nmp37, r => blcJO, p => blcJ6, scanjn => Mdl_nmp36_scout, outl => Mdl_nmp38, scan_out =>
Mdl_nmp38_scout, phi => phi, tc => tc);
comp_36: msl_np_adder
PORT MAP(inl => Mdl_nmp31_he35, in2 => Mdl_nmp38, s => blc_17, scanjn => Mdl_nmp31_he35, outl => Mdl_nmp39,
cout => Mdl_nmp39_cy72, scan_out => Mdl jimp39_scout, phi => phi, tc => tc);
comp_37: msl_np_zinj
PORT MAP(inl => Mdl_nmp39, zero => blc_l 5, p => blcJ6, scanjn => Mdl_nmp35_scout, outl => Mdl, scan_out =>
Mdl_scout30, phi => phi, tc => tc);
compj38: msl_brep
PORT MAP(inl => Md2_nmp40, r => blc_3, p => blc_6, scanjn => Md2_nmp40, outl -> Md2_nmp41, phi => phi, tc => tc);
comp_39: msl_adder
PORT MAP(in1 => delay9_he4, in2 => Md2_nmp41, s => blc_8, scanjn => Md2_nmp41, outl => Md2jmp42, cout =>
Md2_nmp42_cy78, phi => phi, tc => tc);
comp_40: msljbrep
PORT MAP(inl => Md2_nmp42, r => blc_8, p => blcJO, scanjn => Md2_nmp42, outl => Md2_nmp43, phi => phi, tc => tc);
comp_41: msl_subt
PORT MAP(ml => Md2_nmp43, in2 => delay9_he16, s => blcJ2, scanjn => Md2jmp43, outl => Md2_nmp44, cout =>
Md2_nmp44jy82, phi => phi, tc => tc);
comp_42: msljbrep
PORT MAP(inl => Md2_nmp44, r => blc_12, p => blcJ4, scan_in => Md2_nmp44, outl => Md2_nmp45, phi => phi, tc =>
tc);
comp_43: msl_adder
PORT MAP(inl => delay9_he24, in2 => Md2jmp45, s => blc_16, scanjn => Md2_nmp45, outl => Md2_nmp46, cout =>
Md2_nmp46_cy86, phi => phi, tc => tc);
comp_44: msljbrep
PORT MAP(inl => Md2jimp46, r => blcJ6, p => blc_18, scanjn => Md2_nmp46, outl => Md2_nmp47, phi => phi, tc =>
tc);
comp_45: msl_adder
PORT MAP(ml => delay9_he29, in2 => Md2_nmp47, s => blcjn_buf40, scanjn => OUT_buf41, outl => Md2_nmp48, cout =>
Md2_nmp48_cy90, phi -> phi, tc => tc);
comp_46: msljbrep
PORT MAP(inl => Md2_nmp48, r => blcjn_buf40, p => blc_6, scanjn => Md2_nmp48, outl => Md2_nmp49, phi => phi, tc
=> tc);
comp_47: msljsubt
PORT MAP(inl => Md2_nmp49, in2 => delay9_he36, s => blc_8, scanjn => Md2jimp49, outl => Md2, cout => Md2_cy94, phi
=> phi, tc => tc);
comp_48: msl_adder
PORT MAP(inl => Mnl, in2 => Mn2, s => blcJ9, scanjn => Mn2, outl => tmplO, cout -> tmpl0_cy96, phi => phi, tc =>
tc);
comp_49: msl_adder
PORT MAP(in1 => tmplO, in2 => Mn3Jie34, s => blcjn_buf40, scanjn => tmplO, outl => OUT_cas3, cout =>
OUT_cas3_cy98, phi => phi, tc => tc);
comp_50: msl_np_adder
PORT MAP(inl => Mdl, in2 => Md2_he37, s => blcJ6, scanjn => Md2Jie37, outl => tmpll, cout => tmplljylOO, scan_out
=> tmpl l_scout3, phi => phi, tc => tc);
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comp_51: msl_np_adder
PORT MAP(in1 => tmpll_he38, in2 => Y2, s => blc_3, scanjn => Y2, outl => Al, cout => Al_cyl02, scan_out =>
Al_scout4, phi => phi, tc => tc);
comp_52: msljbrep
PORT MAP(inl => MnljjniO, r => blcjnjbuf40, p => blc_7, scanjn => tmpl 1_scout3,outl => Mn2_unil_nmp53, phi =>
phi, tc => tc);
comp_53: msl_adder
PORT MAP(inl => Mn2_uni1_nmp52_h, in2 => Mn2_unil_nmp53, s => blc_9, scanjn => Mn2_unil_nmp53, outl =>
Mn2_unil_nmp54, cout => Mn2_unil_nmp54_c, phi => phi, tc => tc);
comp_54: msljbrep
PORT MAP(inl => Mn2_uni1_nmp54, r => blc_9, p => blcJ6, scanjn => Mn2_unil_nmp54, outl => Mn2_unil_nmp55, phi
=> phi, tc => tc);
compj55: msl_subt
PORT MAP(inl => Mn2_unil_nmp55, in2 => netj, s => blcJ8, scanjn => Mn2_unil_nmp55, outl => Mn2_unil_nmp56,
cout => Mn2_unil_nmp56_c, phi => phi, tc => tc);
comp_56: msl_zinj
PORT MAP(inl => Mn2_unil_nmp56_h, zero => blcJ9, p => blcjnjbu140, scanjn => Mn2_unil_nmp56_h, outl =>
Mn2_unil, phi => phi, tc => tc);
comp_57: msljipjbrep
PORT MAP(ml => Mdl_uni3jmp58, r => blcjn_buf40, p => blc_2, scanjn => Al_scout4, outl => Mdl jini3_nmp59,
scan_out => Mdl_uni3_nmp59_s, phi => phi, tc => tc);
comp_58: msljp_adder
PORT MAP(inl => delayl7_he7, in2 => Mdl_uni3_nmp59, s => blc_3, scanjn => delayl7_he7, outl => Mdl_uni3_nmp60, cout
=> Mdl_uni3_nmp60_c, scan_out => Mdl_uni3_nmp60_s, phi => phi, tc => tc);
comp_59: msljipjbrep
PORT MAP(inl => Mdl_uni3_nmp60, r => blc_2, p => blc_7, scanjn => Mdl_nmp38_scout, outl => Mdl_uni3_nmp61,
scan_out => Mdl_uni3_nmp61_s, phi => phi, tc => tc);
compjSO: msl_np_adder
PORT MAP(inl => delayl7Jie!8, in2 => Mdl_uni3_nmp61, s => blcJS, scanjn => Mdl_scout30, outl => Mdl_uni3_nmp62,
cout => Mdl_uni3jimp62_c, scanjiut => Mdl jmi3_nmp62_s, phi => phi, tc => tc);
compjjl: msl_np_brep
PORT MAP(inl => Mdl_uni3_nmp62, r => blc_7, p => blcJO, scanjn => Mdl jini3_nmp61_s, outl => Mdl_uni3_nmp63,
scan_out => Mdl_uni3_nmp63_s, phi => phi, tc => tc);
compj32: msljip_subt
PORT MAP(inl => Mdl_uni3_nmp63, in2 => delay!7_he25, s => blcjl, scanjn => delayl 7_he25, outl => Mdl_uni3_nmp64,
cout => Mdl
_uni3jmp64j,
scan_out -> Mdl_uni3_nmp64_s, phi => phi, tc => tc);
compj33: msl_np_brep
PORT MAP(inl => Mdl_uni3_nmp64, r => blcJO, p => blc_16, scanjn => Mdl_uni3_nmp63_s, outl => Mdl_uni3_nmp65,
scanjiut => Mdl_uni3_nmp65_s, phi => phi, tc => tc);
comp_64: msl_np_adder
PORT MAP(inl => delayl7_he42, in2 => Mdl_uni3_nmp65, s => blc_17, scanjn => delayl 7_he42, outl => Mdl_uni3_nmp66,
cout => Mdl_uni3_nmp66_c, scanjiut => Mdl_uni3_nmp66_s, phi => phi, tc => tc);
compj35: msl_np_zinj
PORT MAP(inl => Mdl_uni3jimp66, zero => blcJ5, p => blc_16, scanjn => Mdl_uni3_nmp62_s, outl => Mdl_uni3,
scan_out => Md1_uni3_scout3, phi => phi, tc => tc);
compj36: msljbrep
PORT MAP(inl => Md2_uni4jmp67, r => blcJ7, p => blc_19, scanjn => Mdl_uni3jmp65_s, outl => Md2_uni4_nmp68,
phi => phi, tc => tc);
compj37: ms1_subt
PORT MAP(inl => Md2_uni4_nmp68, in2 => Md2_uni4jimp67_h, s => blcj, scanjn => blcj, outl => Md2_uni4_nmp69,
cout => Md2jjni4jimp69j, phi => phi, tc => tc);
compj58: msljbrep
PORT MAP(inl => Md2_uni4_nmp69, r => blcj, p => blc_5, scanjn => Md2_uni4_nmp69, outl => Md2_uni4jimp70, phi
=> phi, tc => tc);
compj39: msl_adder
PORT MAP(inl => net_2, in2 => Md2_uni4_nmp70, s => blc_7, scanjn => Md2jini4_nmp70, outl => Md2_uni4_nmp71, cout
=> Md2_uni4_nmp71
_c,
phi => phi, tc => tc);
comp_70: msljbrep
PORT MAP(inl => Md2_uni4_nmp71, r => blc_7, p => blcJ3, scanjn => Md2_uni4_nmp71, outl => Md2_uni4_nmp72, phi
=> phi, tc => tc);
comp_71: msl_subt
PORT MAP(inl => Md2_uni4_nmp72, in2 => n_t_3, s => blcj 5, scanjn => Md2_uni4_nmp72, outl => Md2_uni4, cout =>
Md2_uni4_cyl42, phi => phi, tc => tc);
comp_72: msl_adder
PORT MAP(inl => Mnl jiniO, in2 => Mn2_unil, s => blcj, scanjn => Mn2_unil, outl => tmp20, cout => tmp20_cyl44, phi
=> phi, tc => tc);
comp_73: msl_adder
PORT MAP(inl => tmp20, in2 => Mn3_uni2, s => blc_2, scanjn => tmp20, outl => Y2, cout => Y2_cyl46, phi => phi, tc =>
tc);
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comp_74: msl
PORT MAP(inl => Mdl_uni3, in2 => Md2_uni4, s => blcJ6, scanjn => Md2_uni4, outl => tmp21, cout => tmp21_cyl48,
scanjiut => tmp21_scout7, phi => phi, tc => tc);
comp_75: msl_np_adder
PORT MAP(inl => tmp21Jie44, in2 => Yl, s => blcj, scanjn => Yl, outl => MnljjniO, cout => Mnl_uni0_cyl50, scanjiut
=> Mnl_uni0_scout6, phi => phi, tc => tc);
comp_76: msljbrep
PORT MAP(inl => Mnl_uni7, r => blcj"8, p => blc_5, scanjn => Md2_uni4_nmp68, outl => Mn2_uni8_nmp76, phi => phi,
tc => tc);
comp_77: msl_adder
PORT MAP(inl => Mn2_uni8_nmp75_h, in2 => Mn2_uni8_nmp76, s => blc_7, scanjn => Mn2jjni8_nmp75_h, outl =>
Mn2_uni8_nmp77, cout => Mn2_uni8_nmp77_c, phi => phi, tc => tc);
comp_78: msljbrep
PORT MAP(inl => Mn2_uni8_nmp77, r => blc_7, p => blcJ4, scanjn => Mn2_uni8_nmp77, outl => Mn2_uni8_nmp78, phi
=> phi, tc => tc);
comp_79: msl_subt
PORT MAP(inl => Mn2_uni8_nmp78, in2 => net_4, s => blcJ6, scanjn => net_4, outl => Mn2_uni8_nmp79, cout =>
Mn2_uni8_nmp79_c, phi => phi, tc => tc);
compJSO: msl_zinj
PORT MAP(inl => Mn2_uni8_nmp79_h, zero => blcJ7, p => blcJ8, scanjn => Mn2jmi8_nmp79_h, outl => Mn2_uni8, phi
=> phi, tc => tc);
compJM: msljipjbrep
PORT MAP(inl => Mdl_unil0_nmp81, r => blcJ8, p => blc_4, scanjn => Mn2_uni8_nmp76, outl => Mdl_unil0_nmp82,
scan_out => netJ 5, phi => phi, tc => tc);
compj32: msl_np_subt
PORT MAP(inl => Mdl_unil0_nmp82, in2 => delay27_hell, s => blc_5, scanjn => Mdl_uni3_scout3, outl =>
Mdl_unil0jmp83, cout => net_5, scan_out => netJ9, phi => phi, tc => tc);
compj33: msl_np_brep
PORT MAP(inl => Mdl_unil0_nmp83, r => blc_4, p => blc_7, scanjn => net_15, outl => Mdl_unil0jimp84, scan_out =>
netJ6, phi => phi, tc => tc);
comp_84: msl_np_adder
PORT MAP(inl => delay27_he20, in2 => Mdl_unil0_nmp84, s => blc_8, scanjn => netJ9, outl => Mdl_unil0_nmp85, cout
=> netji, scanjiut => net_20, phi => phi, tc => tc);
comp_85: msljipjbrep
PORT MAP(inl => Mdl
_unil0_nmp85,
r => blc_7, p => blc_9, scanjn => netJ6, outl => Mdl_unil0_nmp86,scan_out =>
netJ7, phi => phi, tc => tc);
comp_86: msl_np_subt
PORT MAP(inl => Mdl_uni10jmp86, in2 => delay27_he26, s => blcJO, scanjn => net_20, outl => Mdl_unil0_nmp87, cout
=> net_7, scanjiut => net_21, phi => phi, tc => tc);
comp_87: msl jp_brep
PORT MAP(inl => Mdl_unil0_nmp87, r => blc_9, p => blcJ4, scanjn => netJ7, outl => Mdl_unil0_nmp88, scanjiut =>
netJ 8, phi => phi, tc => tc);
comp_88: msl jip_adder
PORT MAP(inl => delay27_he48, in2 => Mdl_unil0_nmp88, s =>
blcj'
5, scanjn => delay27_he48, outl =>
Mdl_unil0jmp89, cout => netJ3, scanjiut => netJ 4, phi => phi, tc => tc);
compj?9: msl jip_zinj
PORT MAP(inl => Mdl_unil0_nmp89, zero => blc_13, p => blcJ4, scanjn => net_21, outl => MdljmilO, scanjiut =>
Mdl_unilO_scout, phi => phi, tc => tc);
compj90: msljbrep
PORT MAP(inl => Md2_unil1_nmp90, r => blcJ9, p => blcj, scanjn => netJ 8, outl => Md2_unil1_nmp91, phi => phi, tc
=> tc);
comp_91: msl_adder
PORT MAP(inl => delay29_hel2, in2 => Md2_unill_nmp91, s => blc_3, scanjn => delay29Jel2, outl => Md2_unill_nmp92,
cout => net_9, phi => phi, tc => tc);
comp_92: msl_brep
PORT MAP(inl => Md2_unill_nmp92, r => blc_3, p => blc_6, scanjn => Md2_unill_nmp92, outl => Md2_unil 1_nmp93,phi
=> phi, tc => tc);
compj93: msl_adder
PORT MAP(inl => delay29Je21, in2 => Md2_unill_nmp93, s => blc_8, scanjn => delay29_he21, outl => Md2_unill_nmp94,
cout => net_1 Oj phi => phi, tc => tc);
comp_94: msljbrep
PORT MAP(inl => Md2_unill_nmp94, r => blc_8, p => blcJ2, scanjn => Md2_uni11_nmp94, outl => Md2_unill_nmp95,
phi => phi, tc => tc);
comp_95: msl_adder
PORT MAP(inl => delay29_he27, in2 => Md2_unill_nmp95, s => blcJ4, scanjn => delay29_he27, outl =>
Md2_unill_nmp96, cout => netjl, phi => phi, tc => tc);
comp_96: msljbrep
PORT MAP(inl => Md2_unilljimp96, r => blcJ4, p => blcJ9, scanjn => Md2_unill_nmp96, outl => Md2_unill_nmp97,
phi => phi, tc => tc);
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compj97: msl_subt
PORT MAP(in
=> Md2_unill_cyl94, phi => phi, tc => tc);
compj98: msl_adder
PORT MAP(in
=> phi, tc => tc);
comp_99: ms1_adder
PORT MAP(in
Yl_cyl98, phi => ph
compj"00: msl_np_adder
PORT MAP(inl => MdljinilO, in2 => Md2_unill_he50, s => blcJ4, scanjn => Md2_unill_he50, outl => tmp31, cout =>
tmp31jy200, scan_out => tmp31_scout9, phi => phi, tc => tc);
compJOl: msl_np_adder
PORT MAP(inl => tmp31_he51, in2 => tmpO, s => blc_19, scanjn => tmpO, outl => Mnl_uni7, cout => Mnl_uni7_cy202,
scanjiut => Mnl_uni7_scout2, phi => phi, tc => tc);
subtcompJ02: msl
PORT MAP(in
=> phi, tc => tc);
comp_103: msl_np_subt
PORT MAP(in
Mdl_uni3jmp58_c,
compJ04: msl_np_subt
PORT MAP(in
=> netJ 2, scan_ou'
compJ05: msl
PORT MAP(in
=> netJ3, phi => phi, tc => tc);
compJ06: msl
PORT MAP(in
compJ07: msl
PORT MAP(in
compJ08: msl_dff
PORT MAP(in
compJ09: msl
PORT MAP(in
compJIO: msl_dff
PORT MAP(in
compjll: msl
PORT MAP(in
compJ12: msl_dff
PORT MAP(in
compJ13: msl
PORT MAP(in
compJH: msl_dff
PORT MAP(in
compJ15: msl
PORT MAP(in
comp_116: msljiff
PORT MAP(in
compJ17: msl_dff
PORT MAP(in
compJ18: msl_dff
dff
PORT MAP(in
compJ19: msl
PORT MAP(in
compJ20: msl_dff
PORT MAP(m
compJ21: msl
PORT MAP(in
compJ22: msl
PORT MAP(in
compJ23: msl
PORT MAP(in
compJ24: msl_dff
PORT MAP(in
compJ25: msl_dff
PORT MAP(in
compJ26: ms1_dff
PORT MAP(in
=> Md2_unill_nmp97, in2 => delay29_he49, s => blcj, scanjn => delay29Je49, outl => Md2_unill, cout
i
=> Mnl_uni7, in2 => Mn2_uni8, s => blcJ9, scanjn => Mn2_uni8, outl => tmp30, cout => tmp30_cyl96, phi
=> tmp30, in2 => Mn3_uni9, s => blcjn_buf40, scanjn => Mdl_uni3_nmp59_s, outl => Yl, cout =>
', tc => tc);
=> Ground, in2 => Al, s => blc_3, scanjn => Ground, outl => Md2_nmp40, cout => Md2_nmp40jy204, phi
=> Ground, in2 => Mnl jiniO, s => blcj, scanjn => Mdl_unilO_scout, outl => Mdljini3jmp58, cout =>
scan_out => Mdl_uni3jmp58_s, phi => phi, tc => tc);
> Ground, in2 => Mnl_uni7, s => blcJ9, scanjn => Mdl_uni3_nmp58_s, outl => Mdl_unil0jimp81, cout
=> net_22, phi => phi, tc => tc);
subt
Ground, in2 => Mnl_uni7, s => blcJ9, scanjn => Md2_unill_nmp91, outl => Md2_unill_nmp90, cout
dff
=> Mn2jmpll_hel, outl => net_24, phi => phi);
dff
=> delay9_he4, outl => net_26, phi => phi);
=> delay27_hell, outl => net_27, phi => phi);
dff
> Mdljmp31Jiel5, outl => Mdl_nmp31_he23_e, phi => phi);
=> delay9Jiel6, outl => net_29, phi => phi);
dff
> delayl 7_hel 8, outl => net_30, phi => phi);
=> delay27_he20, outl => delay27_he26_ex, phi => phi);
dff
=> Mn2_nmpl l_he22, outl => net_32, phi => phi);
=> delay9_he24, outl => netj34, phi => phi);
dff
=> Mn2jmpl 1Jie28, outl => net_36, phi => phi);
=> Mn2_nmp23, outl => net_42, phi => phi);
=> Md2, outl => Md2_he37_exp6, phi => phi);
ff
=> Mn2_unil_nmp56, outl => net_43, phi => phi);
Mn2_uni8jmp79, outl => net_44, phi => phi);
=> delay27_he26, outl => net_47, phi => phi);
dff
=> blc_2, outl => blc_3, phi => phi);
dff
=> blc_3, outl => blc_4, phi => phi);
dff.
=> blc_4, outl => blc_5, phi => phi);
=> blcj>, outl => blcJS, phi => phi);
=> blcji, outl => blc_7, phi => phi);
=> blc_7, outl => blc_8, phi => phi);
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compJ27: msl_dff
PORT MAP(inl => blc_8, outl => blc_9, phi => phi);
compJ28: msljdff
PORT MAP(inl => blc_9, outl => blcJO, phi => phi);
compJ29: msl_dff
PORT MAP(inl => blcJO, outl => blcjl, phi => phi);
compJ30: msl_dff
PORT MAP(in1 => blcjl, outl => blcj 2, phi => phi);
compJ31: msl_dff
PORT MAP(inl => blcJ2, outl => blcJ3, phi => phi);
compJ32: msl_dff
PORT MAP(inl => blc_13, outl => blcJ4, phi => phi);
compJ33: msl_dff
PORT MAP(inl => blc_14, outl => blcJ5, phi => phi);
compJ34: msl_dff
PORT MAP(inl => blcJ5, outl => blcJ6, phi => phi);
compJ35: msl_dff
PORT MAP(inl =>
blcj'
6, outl => blcj 7, phi => phi);
compJ36: msljiff
PORT MAP(inl => blcJ7, outl => blcJ8, phi => phi);
compJ37: msl_dff
PORT MAP(inl => blc_18, outl => blc_19, phi => phi);
compJ38: msl_and
PORT MAP(in1 => blcjn_buf40, in2 => blcj, scanjn => tmp21_scout7, outl => Ground, phi => phi, tc => tc);
compJ39: msl_buffer
PORT MAP(inl => scaninj", outl => scaninj 1 );
comp_140: msl_scdff
PORT MAP(inl => blcjn_buf40, scanjn => Mnl_uni0_scout6, outl => blc 1, phi => phi, tc => tc);
compJ41: msl_scdff
PORT MAP(inl => Mn3, scanjn => Md2_nmp47, outl => Mn3Jie34_exp40, phi => phi, tc => tc);
compJ42: msl_scdff
PORT MAP(inl => Mnl_uni7, scanjn => Mn3_he34, outl => Mn3_uni9_exp40, phi => phi, tc => tc);
compJ43: msl_scdff
PORT MAP(inl => Mnl jmiO, scanjn => Mn3_uni9, outl => netj32, phi => phi, tc => tc);
compJ44: msl_buffer
PORT MAP(inl => Md2_uni4jmp67, outl => scanoutj);
compJ45: msl_buffer
PORT MAP(ml => scaninj?, outl => scanin_2_buf8);
compJ46: msl_scdff
PORT MAP(inl => Md2_uni4_nmp67, scan_in => scanin_2_buf8, outl => Mn3_uni2_exp23, phi => phi, tc => tc);
compJ47: msl_scdff
PORT MAP(inl => Md2_unill, scanjn => Mn3jni2, outl => net_72, phi => phi, tc => tc);
compJ48: msl jscdff
PORT MAP(inl => Mn2_unil_nmp52_h, scanjn => tmp31_scout9, outl => netj30, phi => phi, tc => tc);
compJ49: ms1_scdff
PORT MAP(inl => Mn2_uni8_nmp75_h, scan_in => net_l, outl => net_88, phi => phi, tc => tc);
compJ50: msl_scdff
PORT MAP(inl => Mnl jiniO, scanjn => tmp30, outl => net_95, phi => phi, tc => tc);
comp_151: msl_scdff
PORT MAP(inl => Mnl_uni7, scanjn => Mn2_uniljmp52_h, outl => netJ02, phi -> phi, tc => tc);
compJ52: msl_scdff
PORT MAP(inl => delay9Je29, scanjn => Mn2_uni8_nmp78, outl => netJ08, phi => phi, tc => tc);
compJ53: msl_scdff
PORT MAP(in1 => net_2, scanjn => delay9_he36, outl => net_l 1 5, phi => phi, tc => tc);
compJ54: ms1_scdff
PORT MAP(inl => Mn3_nmp24Jiel4, scanjn => net_3, outl => netj"20, phi => phi, tc => tc);
compj 55: msl_scdff
PORT MAP(inl => tmpll, scanjn => Mn3, outl => tmpl I_he38_exp6, phi => phi, tc => tc);
compJ56: msl_scdff
PORT MAP(inl => Al_hel7, scanjn => tmpll_he38, outl => Al_he39_exp6, phi => phi, tc => tc);
compJ57: ms1_scdff
PORT MAP(inl => delay29_he27, scanjn => Mnl, outl => netJ25, phi => phi, tc => tc);
compJ58: msl_scdff
PORT MAP(inl => Mnl_uni7, scanjn => Md2_unill, outl => netJ29, phi => phi, tc => tc);
compJ59: msl_scdff
PORT MAP(inl => Md2_uni4_nmp67_h, scanjn => net_14, outl => netJ34, phi => phi, tc => tc);
compJ60: msl_scdff
PORT MAP(inl => delay29_he21, scanjn => net_2, outl => netJ38, phi => phi, tc => tc);
compJ61: msl_scdff
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PORT MAP(in
compJ62: msl
PORT MAPfln
compJ63: msl
PORT MAP(in
compJ64: msl
PORT MAP(in
compJ65: msl
PORT MAP(in
compJ66: msl
PORT MAP(in
compJ67: msl
PORT MAP(in
compJ68: msl
PORT MAP(in
compJ69: msl
PORT
compJ70: msl
PORT MAP(in
compJ71: msl
PORT MAP(in
compJ72: msl
PORT
comp_173: msl
PORT
compJ74: msl
PORT
compJ75: msl
PORT
compJ76: msl
PORT
compJ77: msl
PORT
comp_178: msl
PORT
compJ79: msl
PORT MAP(in
compJ80: msl
PORT MAP(in
compJ81: msl
PORT
compJ82: msl
PORT MAP(in
compJ83: msl
PORT MAP(in
compJ84: msl
PORT MAP(in
compJ85: msl
PORT MAP(in
compJ86: msl
PORT MAP(in
compJ87: msl
PORT MAP(in
compJ88: msl
PORT MAP(in
compJ89: msl
PORT MAP(in
compJ90: msl
PORT MAP(in
compJ91: msl
PORT MAP(in
compJ92: msl
PORT MAP(in
compJ93: msl
PORT MAP(in
compJ94: msl
PORT MAP(in
compJ95: msl
PORT MAP(in
=> Mn2_nmpl l_he30, scanjn => Md2_unil1_nmp97, outl => netJ42, phi => phi, tc => tc);
scdff
=> Mdl_nmp31_he23, scanjn => Mn2_nmp11_he31, outl => netJ46, phi => phi, tc => tc);
scdff
=> delayl7_he25, scanjn => Mdl_nmp39_scout, outl => netJ50, phi => phi, tc => tc);
scdff
=> Al, scanjn => Mdl_uni3_nmp66_s, outl => net_153, phi => phi, tc => tc);
buffer
=> Mn2_nmpll_hel3, outl => scanoutj2);
buffer
=> scanin_3, outl => scanin_3_bufl3);
scdff
=> Al, scanjn => scanin_3_bufl3, outl => delay9_he4_exp4, phi => phi, tc => tc);
=> Mn3_nmp24_he2, scanjn => delay9_he29, outl => netJ56, phi => phi, tc => tc);
scdff
=> Al_he5, scanjn => Mn3_nmp29, outl => Al_hel7_exp4, phi => phi, tc => tc);
scdff
=> delayl 7_he7, scanjn => Mnl_nmp9, outl => netJ59, phi => phi, tc => tc);
scdff
=> delay29_hel2, scanjn => Mdl_uni3jmp64_s, outl => netJ62, phi => phi, tc => tc);
scdff
=> tmp21, scanjn => Md2_unill_nmp95, outl => tmp21_he44_exp4, phi => phi, tc => tc);
scdff
=> tmp31, scanjn => tmp21_he44, outl => tmp31Jie51_exp4, phi => phi, tc => tc);
scdff
=> Mnl_uni7, scanjn => tmp31_he51, outl => netJ64, phi => phi, tc => tc);
scdff
=> Mdl_nmp31_he3, scanjn => Md2_unill_nmp93, outl => netJ66, phi => phi, tc => tc);
scdff
=> Mn2_nmpll_hel3, scanjn => Mdljmp37_scout, outl => netJ68, phi => phi, tc => tc);
scdff
=> Al, scanjn => Mn2_nmpl l_he30, outl => netJ69, phi => phi, tc => tc);
scdff
=> Al, scanjn => Mn3_nmp27, outl => AlJe5_exp2, phi => phi, tc => tc);
scdff
=> Md2_uni4_nmp67, scanjn => Mnl jimp7, outl => netJ71, phi => phi, tc => tc);
scdff
=> Al, scanjn => Md2jini11 jimp90, outl => Mdl_nmp31_he3_e, phi => phi, tc => tc);
=> Mnl jiniO, scanjn => Mdl_nmp33_scout, outl => delayl 7_he7_exp, phi => phi, tc => tc);
=> blcj1, scanjn => netj?2, outl => blc 2, phi => phi, tc => tc);
buffer
=> blcj 9, outl => scanout_3);
buffer
"
=> mslJN, outl => IN_buf39);
buffer
=> blc in, outl => blcjn_buf40);
buffer
'
=> OUTjbuf41, outl => ms1_OUT);
dff
=> Mn2_nmplljiel3_e, outl => Mn2_nmpll_hel3, phi => phi);
dff
=> net_23, outl => Mn2jmpll_hel3_e, phi => phi);
dff
=> net_24, outl => net_23, phi => phi);
dff
=> delay9_hel6_exp, outl => delay9_hel6, phi => phi);
dff
=> net_25, outl => delay9_hel6 exp, phi => phi);
dff-
=> net_26, outl => net_25, phi => phi);
dff
=> delay27_he20_ex, outl => delay27_he20, phi => phi);
dff
=> net_27, outl => delay27_he20_ex, phi => phi);
dff
=> Mdl_nmp31_he23_e, outl => Mdl_nmp31_he23, phi => phi);
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compJ96: msl
PORT MAP(in
compJ97: msl
PORT MAP(in
compJ98: msl
PORT
comp_199: msl
PORT
comp_200: msl
PORT MAP(in
comp_201: msl
PORT MAP(in
compj_02: msl
PORT MAP(in
compj?03; msl
PORT MAP(in
comp_204: msl
PORT MAP(in
comp_205: msl
PORT
compj_06: msl
PORT MAP(in
compj?07: msl
PORT MAP(in
compj?08: msl
PORT MAP(in
compj?09: msl
PORT MAP(in
comp_210: msl
PORT
comp_211: msl
PORT
comp_212: msl
PORT
comp_213: msl
PORT
compj?14: msl
PORT
compj?15: msl
PORT
compj?16: msl
PORT MAP(in
compj?17: msl
PORT MAP(in
compj_18: msl
PORT
comp_219: msl
PORT MAP(in
comp_220: msl
PORT MAP(in
comp_221: msl
PORT MAP(in
comp_222: msl
PORT MAP(in
comp_223: msl
PORT MAP(in
comp_224: msl
PORT MAP(in
comp_225: msl
PORT MAP(in
comp_226: msl
PORT MAP(in
comp_227: msl
PORT MAP(in
compj?28: msl
PORT
comp_229: msl
PORT
compj_30: msl_
dff
=> delay9_he24_exp, outl => delay9_he24, phi => phi);
dff
=> net_28, outl => delay9_he24_exp, phi => phi);
dff
=> net_29, outl => net_28, phi => phi);
dff
-> delayl 7Jie25_ex, outl => delayl7_he25, phi => phi);
dff
=> net_30, outl => delayl7_he25_ex, phi => phi);
dff
=> delay27Jie26_ex, outl => delay27_he26, phi => phi);
dff
=> Mn2_nmpl l_he28_e, outl => Mn2_nmpl l_he28, phi => phi);
dff
=> net_31, outl => Mn2_nmpl l_he28_e, phi => phi);
dff
=> net_32, outl => net_31, phi => phi);
dff
=> delay9_he29_exp, outl => delay9_he29, phi =>.phi);
dff
=> net_33, outl => delay9_he29_exp, phi => phi);
dff
=> net_34, outl => net_33, phi => phi);
dff
=> Mn2_nmpl l_he30_e, outl => Mn2_nmpl 1_he30,phi => phi);
dff
=> net_35, outl => Mn2_nmpl 1_he30_e,phi => phi);
dff
=> net_36, outl => net_35, phi => phi);
=> Mn2jmp23_he32_e, outl => Mn2_nmp23Jie32, phi => phi);
dff
=> net_37, outl => Mn2_nmp23_he32_e, phi => phi);
dff
=> net_38, outl => net_37, phi => phi);
dff
=> net_39, outl => net_38, phi => phi);
dff
=> net_40, outl => net_39, phi => phi);
dff
=> net_41, outl => net_40, phi => phi);
dff
=> net_42, outl => net_41, phi => phi);
dff
=> Md2_he37_expl, outl => Md2_he37, phi => phi);
dff
=> Md2_he37_exp2, outl => Md2_he37_expl, phi => phi);
dff
=> Md2Jie37_exp3, outl => Md2_he37_exp2, phi => phi);
dff
=> Md2Je37_exp4, outl => Md2_he37_exp3, phi => phi);
dff
=> Md2_he37_exp5, outl => Md2_he37_exp4, phi => phi);
dff
=> Md2_he37j3xp6, outl => Md2_he37j3xp5, phi => phi);
dff
=> net_43, outl => Mn2_unil_nmp56_h, phi => phi);
dff
=> net_44, outl => Mn2_uni8_nmp79_h, phi => phi);
dff
=> delay27_he48_ex, outl => delay27_he48, phi => phi);
dff
=> net_45, outl => delay27_he48_ex, phi => phi);
dff
=> net_46, outl => net_45, phi => phi);
dff
=> net_47, outl => net_46, phi => phi);
dff
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PORT MAP(in
comp_231: msl
PORT MAP(in
comp_232: msl
PORT
comp_233: msl
PORT
compj?34: msl
PORT MAP(in
compj?35: msl
PORT
comp_236: msl
PORT MAP(in
compj_37: msl
PORT MAP(in
comp_238: msl
PORT MAP(in
comp_239: msl
PORT
compj?40: msl
PORT
compj?41: msl
PORT MAP(in
comp_242: msl
PORT MAP(in
compj_43: msl
PORT MAP(in
comp_244: msl
PORT MAP(in
comp_245: msl
PORT MAP(in
comp_246: msl
PORT MAP(in
comp_247: msl
PORT MAP(in
comp_248: msl
PORT MAP(in
compj?49: msl
PORT MAP(in
comp_250: msl
PORT MAP(in
comp_251: msl
PORT MAP(in
compJ_52: msl
PORT MAP(in
compj_53: msl
PORT MAP(in
compj?54: msl
PORT MAP(in
comp_255: msl
PORT MAP(in
compj?56: msl
PORT MAP(in
comp_257: msl
PORT MAP(in
comp_258: msl
PORT MAP(in
comp_259: msl
PORT
comp_260: msl
PORT MAP(in
comp_261: msl
PORT
comp_262: msl
PORT MAP(in
compJ?63: msl
PORT MAP(in
comp_264: msl
PORT MAP(in
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
he34jexpl, outl =
he34_exp2, outl =
he34_exp3, outl =
he34_exp4, outl =
he34_exp5, outl =
he34_exp6, outl =
he34_exp7, outl =
he34_exp8, outl =
he34_exp9, outl =
.he34_expl0,
outl
_he34_expll,
outl
_he34_expl2,
outl
_he34_expl3,
outl
.he34_expl4,
outl
he34_expl5, outl
Jie34_expl6, outl
_he34_expl7,
outl
_he34_expl8,
outl
_he34_expl9,
outl
_he34_exp20,
outl
_he34_exp21,
outl
_he34_exp22,
outl
>34_exp23, outl
_he34_exp24,
outl
_he34j;xp25,
outl
_he34_exp26,
outl
_he34_exp27,
outl
_he34_exp28,
outl
_he34jsxp29,
outl
_he34_exp30,
outl
_he34_exp31,
outl
_he34_exp32,
outl
_he34_exp33,
outl
_he34_exp34,
outl
!_he34jsxp35, outl
=> Mn3_he34, phi => phi);
=> Mn3_he34j3xpl, phi => phi);
=> Mn3_he34jsxp2, phi => phi);
=> Mn3_he34_exp3, phi => phi);
=> Mn3_he34_exp4, phi => phi);
=> Mn3_he34_exp5, phi => phi);
=> Mn3_he34_exp6, phi => phi);
=> Mn3_he34_exp7, phi => phi);
=> Mn3Jie34_exp8, phi => phi);
=> Mn3_he34_exp9, phi => phi);
=> Mn3_he34_expl0, phi => phi);
=> Mn3_he34_expll, phi => phi);
=> Mn3_he34_expl2, phi => phi);
=> Mn3_he34_expl3, phi => phi);
=> Mn3Jie34_expl4, phi => phi);
=> Mn3_he34_expl5, phi => phi);
=> Mn3_he34_expl6, phi => phi);
=> Mn3_he34_expl7, phi => phi);
=> Mn3_he34_expl8, phi => phi);
=> Mn3_he34_expl9, phi => phi);
=> Mn3_he34_exp20, phi => phi);
=> Mn3_he34_exp21, phi => phi);
=> Mn3_he34_exp22, phi => phi);
=> Mn3Je34_exp23, phi => phi);
=> Mn3_he34_exp24, phi => phi);
=> Mn3_he34_exp25, phi => phi);
=> Mn3Je34_exp26, phi => phi);
=> Mn3_he34_exp27, phi => phi);
=> Mn3_he34_exp28, phi => phi);
=> Mn3_he34_exp29, phi => phi);
~> Mn3_he34_exp30, phi => phi);
=> Mn3_he34_exp31, phi => phi);
=> Mn3_he34_ex 32, phi => phi);
=> Mn3_he34_exp33, phi => phi);
=> Mn3_he34_exp34, phi => phi);
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comp_265: msl
PORT MAP(in
comp_266: msl
PORT MAPfln
compj?67: msl
PORT MAP(in
comp_268: msl
PORT MAP(in
comp_269: msl
PORT MAP(in
comp_270: msl
PORT MAP(in
comp_271: msl
PORT
compj272: msl
PORT
compj_73: msl
PORT MAP(in
compj?74: msl
PORT MAP(in
comp_275: msl
PORT MAP(in
compj?76: msl
PORT
compj?77: msl
PORT MAP(in
comp_278: msl
PORT
compJ279: msl
PORT
comp_280: msl
PORT
comp_281: msl
PORT
comp_282: msl
PORT
comp_283: msl
PORT
compj_84: msl
PORT
comp_285: msl
PORT
comp_286: msl
PORT MAP(in
comp_287: msl
PORT MAP(in
compj_88: msl
PORT MAP(in
compj?89: msl
PORT MAP(in
compj?90: msl
PORT MAP(in
comp_291: msl
PORT MAP(in
compJ292: msl
PORT MAP(in
comp_293: msl
PORT MAP(in
compj?94: msl
PORT MAP(in
comp_295: msl
PORT
comp_296: msl
PORT MAP(in
compJ297: msl
PORT
comp_298: msl
PORT MAP(ir
comp_299: msl
dff
=> Mn3_
dff
=>Mn3
dff
=>Mn3
dff
=> Mn3_
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff'
=>Mn3
dff
=>Mn3
dff
=>Mn3
dff
he34_exp36, ou
he34_exp37, ou
he34jsxp38, out
he34_exp39, out
he34_exp40, ou
uni9_expl, out
uni9_exp2, out
uni9_exp3,
uni9_exp4,
uni9_exp5, out
uni9_exp6, out
_uni9_exp7,
out
uni9_exp8, out
_uni9_exp9,
out
_uni9_expl0,
ou
uni9_expll, ou
uni9_expl2, ou
_uni9_expl3,
ou
_uni9_expl4,
ou
_uni9_expl5,
ou'
_um9_expl6,
ou'
_uni9_expl7,
ou'
_uni9_expl8,
ou
_uni9_expl9,
ou
_uni9_exp20,
ou
_uni9_exp21,
ou
_uni9_exp22,
ou
_uni9_exp23,
ou
_uni9_exp24,
ou
_uni9_exp25,
ou
_uni9_exp26,
ou
_uni9_exp27,
ou
_uni9j3xp28,
ou
_uni9_exp29,
ou1
=> Mn3_he34_exp35, phi => phi);
=> Mn3_he34_exp36, phi => phi);
=> Mn3_he34_exp37, phi => phi);
=> Mn3_he34_exp38, phi => phi);
=> Mn3Je34_exp39, phi => phi);
=> Mn3_uhi9, phi => phi);
=> Mn3_uni9_expl, phi => phi);
=> Mn3_uni9_exp2, phi => phi);
=> Mn3_uni9_exp3, phi => phi);
=> Mn3_uni9_exp4, phi => phi);
=> Mn3_uni9_exp5, phi => phi);
=> Mn3_uni9_exp6, phi => phi);
=> Mn3_uni9_exp7, phi => phi);
=> Mn3_uni9_exp8, phi => phi);
=> Mn3_uni9_exp9, phi => phi);
=> Mn3jni9_expl0, phi => phi);
=> Mn3_uni9_expll, phi => phi);
=> Mn3_uni9_expl2, phi => phi);
=> Mn3_uni9_expl3, phi => phi);
=> Mn3_uni9_ex l4, phi => phi);
=> Mn3_un i9_exp 1 5, phi => phi);
=> Mn3_uni9_expl6, phi => phi);
=> Mn3_uni9_expl7, phi => phi);
=> Mn3_uni9_expl8, phi => phi);
=> Mn3_uni9_exp19, phi => phi);
=> Mn3_uni9_exp20, phi => phi);
=> Mn3_uni9_exp21, phi => phi);
=> Mn3_uni9_exp22, phi => phi);
=> Mn3_uni9_exp23, phi => phi);
=> Mn3_uni9_exp24, phi => phi);
=> Mn3_uni9_exp25, phi => phi);
=> Mn3_uni9_exp26, phi => phi);
=> Mn3_uni9j5xp27, phi => phi);
=> Mn3_uni9_exp28, phi => phi);
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PORT MAP(inl => Mn3_uni9_exp30, outl => Mn3_uni9_exp29, phi => phi);
compJJOO: msl_dff
PORT MAP(inl => Mn3_uni9j3xp31, outl => Mn3_uni9_exp30, phi => phi);
comp_301: msl_dff
PORT MAP(inl => Mn3_uni9_exp32, outl => Mn3jini9_exp31, phi => phi);
comp_302: msljfff
PORT MAP(inl => Mn3jini9_exp33, outl => Mn3_uni9_exp32, phi => phi);
comp_303: msljfff
PORT MAP(inl => Mn3_uni9_exp34, outl => Mn3jini9_exp33, phi => phi);
comp_304: msljiff
PORT MAP(inl => Mn3_uni9_exp35, outl => Mn3_uni9_exp34, phi => phi);
comp_305: ms1_dff
PORT MAP(inl => Mn3_uni9_exp36, outl => Mn3_uni9j;xp35, phi => phi);
compj306: msl_dff
PORT MAP(inl => Mn3_uni9_exp37, outl => Mn3_uni9_exp36, phi => phi);
compj307: msljfff
PORT MAP(inl => Mn3_uni9_exp38, outl => Mn3_uni9_exp37, phi => phi);
comp_308: msl_dff
PORT MAP(inl => Mn3_uni9_exp39, outl => Mn3_uni9_exp38, phi => phi);
comp_309: msl_dff
PORT MAP(inl => Mn3_uni9_exp40, outl => Mn3_uni9_exp39, phi => phi);
comp_310: msl_dff
PORT MAP(inl => Md2_uni4_nmp67_e, outl => Md2_uni4_nmp67, phi => phi);
comp_311: msl_dff
PORT MAP(inl => net_48, outl => Md2_uni4_nmp67_e, phi => phi);
comp_312: msl_dff
PORT MAP(inl => net_49, outl => net_48, phi => phi);
comp_313: msl_dff
PORT MAP(inl => net_50, outl => net_49, phi => phi);
comp_314: ms1_dff
PORT MAP(inl => net_51, outl => net_50, phi => phi);
comp_315: msl_dff
PORT MAP(inl => net_52, outl => net_51, phi => phi);
comp_316: msl_dff
PORT MAP(inl => net_53, outl => net_52, phi => phi);
comp_317: msljfff
PORT MAP(ml => netj54, outl => net_53, phi => phi);
comp_318: msl_dff
PORT MAP(inl => net_55, outl => net_54, phi => phi);
comp_319: msl_dff
PORT MAP(ml => net_56, outl => net_55, phi => phi);
comp_320: msl_dff
PORT MAP(inl => net_57, outl => net_56, phi => phi);
comp_321: msl_dff
PORT MAP(inl => netj38, outl => net_57, phi => phi);
comp_322: msljfff
PORT MAP(inl => net_59, outl => net_58, phi => phi);
comp_323: msl
PORT MAP(inl => net_60, outl => net_59, phi => phi);
comp_324: msljfff
PORT MAP(inl => netjSl, outl => net_60, phi => phi);
comp_325: msl_dff
PORT MAP(inl => net_62, outl => net_61, phi => phi);
comp_326: msl_dff
PORT MAP(inl => Mn3_uni2_expl, outl => Mn3_uni2, phi => phi);
comp_327: msljfff
PORT MAP(inl => Mn3_uni2_exp2, outl => Mn3jini2_exp1, phi => phi);
comp_328: msl_dff
PORT MAP(inl => Mn3_uni2_exp3, outl => Mn3_uni2_exp2, phi => phi);
comp_329: msljfff
PORT MAP(inl => Mn3_uni2_exp4, outl => Mn3_uni2_exp3, phi => phi);
comp_330: msljfff.
PORT MAP(inl => Mn3_uni2_exp5, outl => Mn3_uni2_exp4, phi => phi);
comp_331: msljfff
PORT MAP(inl => Mn3_uni2_exp6, outl => Mn3_uni2_exp5, phi => phi);
comp_332: msljfff
PORT MAP(inl => Mn3_uni2_exp7, outl => Mn3_uni2j_xp6, phi => phi);
comp_333: msljfff
PORT MAP(inl => Mn3_uni2j3xp8, outl => Mn3_uni2_exp7, phi => phi);
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comp_334: msljfff
PORT MAP(inl => Mn3_uni2_exp9, outl => Mn3_uni2_exp8, phi => phi);
comp_335: msljfff
PORT MAP(inl => Mn3_uni2_explO, outl => Mn3_uni2_exp9, phi => phi);
comp_336: msljfff
PORT MAP(inl => Mn3_uni2_expll, outl => Mn3_uni2_expl0, phi => phi);
comp_337: msl_dff
PORT MAP(inl => Mn3jjni2_expl2, outl => Mn3jini2_expll, phi => phi);
comp_338: msljfff
PORT MAP(inl => Mn3_uni2_expl3, outl => Mn3_uni2jjxpl2, phi => phi);
comp_339: msljfff
PORT MAP(inl => Mn3_uni2_expl4, outl => Mn3_uni2_expl3, phi => phi);
comp_340: msl_dff
PORT MAP(inl => Mn3jini2_exp15, outl => Mn3_uni2jsxpl4, phi => phi);
comp_341: msljfff
PORT MAP(inl => Mn3_uni2_expl6, outl => Mn3_uni2_expl5, phi => phi);
comp_342: msl_dff
PORT MAP(inl => Mn3_uni2_expl7, outl => Mn3_uni2_expl6, phi => phi);
comp_343: msl_dff
PORT MAP(ml => Mn3_uni2_expl8, outl => Mn3_uni2_expl7, phi => phi);
comp_344: msl_dff
PORT MAP(inl => Mn3_uni2_expl9, outl => Mn3_uni2_expl8, phi => phi);
comp_345: msl_dff
PORT MAP(inl => Mn3jini2_exp20, outl => Mn3jni2_expl9, phi => phi);
compj346: msljfff
PORT MAP(in1 => Mn3jni2_exp21, outl => Mn3_uni2_exp20, phi => phi);
compj347: msl_dff
PORT MAP(inl => Mn3_uni2_exp22, outl => Mn3_uni2_exp21, phi => phi);
comp_348: msl_dff
PORT MAP(inl => Mn3_uni2_exp23, outl => Mn3_uni2_exp22, phi => phi);
comp_349: msl_dff
PORT MAP(inl => Md2_unil 1Je50_e, outl => Md2_unillje50, phi => phi);
comp_350: msl_dff
PORT MAP(in1 => net_63, outl => Md2_unill_he50_e, phi => phi);
comp_351: msljfff
PORT MAP(inl => netj34, outl => netj33, phi => phi);
comp_352: msl_dff
PORT MAP(inl => netj35, outl => netj34, phi => phi);
comp_353: msl_dff
PORT MAP(inl => netj36, outl => net_65, phi => phi);
comp_354: msl_dff
PORT MAP(inl => net_67, outl => netj36, phi => phi);
comp_355: msl_dff
PORT MAP(inl => net_68, outl => net_67, phi => phi);
compj356: msljfff
PORT MAP(in1 => net_69, outl => net_68, phi => phi);
comp_357: msljfff
PORT MAP(inl => net_70, outl => net_69, phi => phi);
comp_358: msl_dff
PORT MAP(inl => net_71, outl => net_70, phi => phi);
comp_359: msl_dff
PORT MAP(inl => net_72, outl => net_71, phi => phi);
comp_360: msljfff
PORT MAP(inl => net_73, outl => netj, phi => phi);
comp_361: msljfff
PORT MAP(inl => net_74, outl => net_73, phi => phi);
comp_362: msljfff
PORT MAP(inl => net_75, outl => net_74, phi => phi);
comp_363: msljfff
PORT MAP(inl => net_76, outl => net_75, phi => phi);
comp_364: msljfff
PORT MAP(inl => net_77, outl => net_76, phi'=> phi);
comp_365: ms1_dff
PORT MAP(inl => net_78, outl => net_77, phi => phi);
comp_366: msl_dff
PORT MAP(inl => net_79, outl => net_78, phi => phi);
comp_367: msl_dff
PORT MAP(inl => net_80, outl => net_79, phi => phi);
comp_368: msljfff
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PORT MAP(in
comp_369: msl
PORT
comp_370: msl
PORT MAP(in
comp_371: msl
PORT MAP(in
compJ372: msl
PORT
comp_373: msl
PORT MAP(in
comp_374: msl
PORT
compj375: msl
PORT MAP(in
comp_376: msl
PORT MAP(in
comp_377: msl
PORT
comp_378: msl
PORT
comp_379: msl
PORT MAP(in
comp_380: msl
PORT MAP(in
comp_381: msl
PORT
comp_382: msl
PORT
comp_383: msl
PORT
comp_384: msl
PORT
comp_385: msl
PORT
comp_386: msl
PORT MAP(in
compj387: msl
PORT MAP(in
comp_388: msl
PORT MAP(in
comp_389: msl
PORT MAP(in
comp_390: msl
PORT
comp_391: msl
PORT
comp_392: msl
PORT MAP(in
comp_393: msl
PORT MAP(in
comp_394: msl
PORT
comp_395: msl
PORT
comp_396: msl
PORT
comp_397: msl
PORT
comp_398: msl
PORT
comp_399: msl
PORT
comp_400: msl
PORT MAP(in
comp_401: msl
PORT MAP(in
comp_402: msl
PORT MAP(in
=> net_81, outl
dff
=> net_82, outl
dff
=> net_83, outl
dff
=> netj!4, outl
dff
=> net_85, outl
dff
=> netj36, outl
dff
=> netJS7, outl
dff
=> net_88, outl
dff
=> net_89, outl
dff
=> net_90, outl
dff
=> net_91, outl
dff
=> net_92, outl
dff
=> net_93, outl
dff
=> netj34, outl
dff
=> net_95, outl
dff
=> net_96, outl
dff
=> netj.7, outl
dff
=> net_98, outl
dff
=> net_99, outl
dff
=> netJ 00,
dff
=> netJ 01,
dff
=> netJ02, out
dff
=> delay9Jie36
dff
=> netJ 03, out
dff
=> netJ 04, out
=> netJ05, out
dff
=> netJ06, out
dff
=> net
J"
07, out
dff
=> netJ 08, out
dff
=> net
J"
09,
dff
=> netJIO,
dff-
=>netjll, out
dff
=>netJ12, out
dff
=>netJ13,
dff
=> net 114, out
=> net_4, phi => phi);
=> net_81, phi => phi);
=> net_82, phi => phi);
=> netJS3, phi => phi);
=> netj34, phi => phi);
=> netj35, phi => phi);
=> netj36, phi => phi);
=> net_87, phi => phi);
=> Mn2_unil_nmp52_h, phi => phi);
=> net_89, phi => phi);
=> neMK), phi => phi);
=> netj.1, phi => phi);
=> net_92, phi => phi);
=> net_93, phi => phi);
=> net_94, phi => phi);
=> Mn2_uni8_nmp75_h, phi => phi);
=> net_96, phi => phi);
=> net_97, phi => phi);
=> netj.8, phi => phi);
=> net_99, phi => phi);
=> netJOO, phi => phi);
=> netJOl, phi => phi);
exp, outl => delay9_he36, phi => phi);
=> delay9_he36_exp, phi => phi);
=> netJ 03, phi => phi);
=> netJ04, phi => phi);
=> netJ05, phi => phi);
=> netJ06, phi => phi);
=> net_107, phi => phi);
=> net_3, phi => phi);
=>netJ09, phi => phi);
=> netJIO, phi => phi);
=> netjll, phi => phi);
=>netJ12, phi => phi);
=>netJ13, phi => phi);
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comp_403: msl
PORT MAP(in
comp_404: msl
PORT MAP(in
comp_405: msl
PORT MAP(in
comp_406: msl
PORT MAP(in
comp_407: msl
PORT
comp_408: msl
PORT
comp_409: msl
PORT
comp_410: msl
PORT MAP(in
comp_411: msl
PORT
comp_412: msl
PORT
comp_413: msl
PORT
comp_414: msl
PORT MAP(in
compj!15: msl
PORT MAP(in
comp_416: msl
PORT MAP(in
comp_417: msl
PORT MAP(in
comp_418: msl
PORT MAP(in
comp_419: msl
PORT MAP(in
comp_420: msl
PORT MAP(in
comp_421: msl
PORT MAP(in
comp_422: msl
PORT MAP(in
comp_423: msl
PORT MAP(in
comp_424: msl
PORT MAP(in
comp_425: msl
PORT MAP(in
comp_426: msl
PORT MAP(in
comp_427: msl
PORT MAP(in
comp_428: msl
PORT MAP(in
comp_429: msl
PORT MAP(in
comp_430: msl
PORT MAP(in
comp_431: msl
PORT MAP(in
comp_432: msl
PORT MAP(in
comp_433: msl
PORT MAP(in
comp_434: msl
PORT
comp_435: msl
PORT MAP(in
comp_436: msl
PORT MAP(in
compj!37: msl_
dff
=> netJ15, outl => netJU, phi => phi);
dff
=> Mn3_nmp24_he33_e, outl => Mn3_nmp24Jie33, phi => phi);
dff
=> net_116, outl => Mn3_nmp24_he33_e, phi => phi);
dff
=> netJ17, outl => netJ16, phi => phi);
dff
=> netJ18, outl => netJ17, phi => phi);
dff
=> netJ19, outl => net_l 1 8, phi => phi);
dff
=> netJ20, outl => netJ19, phi => phi);
dff
=> tmpll_he38_expl, outl => tmpll_he38, phi => phi);
dff
=> tmpl I_he38_exp2, outl => tmpl 1_he38_expl, phi => phi);
dff
=> tmpl 1Jie38_exp3, outl => tmpl 1_he38_exp2,phi => phi);
dff
=> tmpl I_he38_exp4, outl => tmpl 1_he38_exp3, phi => phi);
dff
=> tmpl I_he38_exp5, outl => tmpl 1Jie38_exp4, phi => phi);
dff
=> tmpl I_he38_exp6, outl => tmpl I_he38_exp5, phi => phi);
dff
=> Al_he39_expl, outl => AlJe39, phi => phi);
dff
=> AlJie39_exp2, outl => Al_he39_expl, phi => phi);
dff
=> Al_he39_exp3, outl => Al_he39_exp2, phi => phi);
dff
=> Al_he39_exp4, outl => AlJie39_exp3, phi => phi);
dff
=> Al_he39_exp5, outl => AlJie39_exp4, phi => phi);
dff
=> Al_he39_exp6, outl => AlJie39_exp5, phi => phi);
dff
=> delay29_he49_ex, outl => delay29_he49, phi => phi);
dff
=> netJ21, outl => delay29Jie49_ex, phi => phi);
dff
=> netJ22, outl => netJ21, phi => phi);
dff
=> netJ23, outl => netJ22, phi => phi);
dff
=> netJ24, outl => netJ 23, phi => phi);
dff
=> netJ25, outl => netJ24, phi => phi);
dff
=> delay27_hel l_ex, outl => delay27_hell, phi => phi);
dff
=> netJ26, outl => delay27_hel l_ex, phi => phi);
dff
=> netJ27, outl => netJ26, phi => phi);
dff
=> netJ28, outl => netJ27, phi => phi);
dff
=> net_129, outl => netJ 28, phi => phi);
dff
=> netJ30, outl => net_2, phi'=> phi);
dff
=> netJ31, outl => netJ30, phi => phi);
dff
=> netJ32, outl => netJ31, phi => phi);
dff
=> netJ33, outl => netJ32, phi => phi);
dff
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PORT MAP(in
comp_438: msl
PORT MAP(in
comp_439: msl
PORT MAP(in
compjMO: msl
PORT
compjUl: msl
PORT MAP(in
comp_442: msl
PORT MAP(in
comp_443: msl
PORT
comp_444: msl
PORT MAP(in
comp_445: msl
PORT
comp_446: msl
PORT MAP(in
comp_447: msl
PORT MAP(in
comp_448: msl
PORT
comp_449: msl
PORT
comp_450: msl
PORT
comp_451: msl
PORT MAP(in
comp_452: msl
PORT MAP(in
comp_453: msl
PORT MAP(in
comp_454: msl
PORT MAP(in
comp_455: msl
PORT
comp_456: msl
PORT
comp_457: msl
PORT MAP(in
comp_458: msl
PORT MAP(in
compj!59: msl
PORT MAP(in
comp_460: msl
PORT MAP(in
comp_461: msl
PORT MAP(in
comp_462: msl
PORT MAP(in
comp_463: msl
PORT MAP(in
comp_464: msl
PORT MAP(in
comp_465: msl
PORT MAP(in
compjf66: msl
PORT
comp_467: msl
PORT MAP(in
comp_468: msl
PORT MAP(in
comp_469: msl
PORT MAP(in
comp_470: msl
PORT MAP(in
comp_471: msl
PORT MAP(in
dff
dff
=> netJ34, outl => netJ33, phi => phi);
1
=> delay29Jie27_ex, outl => delay29Jie27, phi => phi);
=> netJ35, outl => delay29_he27_ex, phi => phi);
dff
=> netJ36, outl => netJ35, phi => phi);
dff
=> netJ37, outl => netJ36, phi => phi);
dff
=> netJ38, outl => netJ37, phi => phi);
dff
=> Mn2_nmp11Jie31_e, outl => Mn2_nmpll_he31, phi => phi);
dff
=> netJ39, outl => Mn2_nmpl l_he31_e, phi => phi);
dff
=> netJ40, outl => netJ39, phi => phi);
dff
=> net_141, outl => netJ40, phi => phi);
dff
=> netJ42, outl => netJ41, phi => phi);
dff
=> Mdl_nmp31_he35_e, outl => Mdl_nmp31_he35, phi => phi);
=> netJ43, outl => Mdl_nmp31_he35_e, phi => phi);
dff
=> netJ 44, outl => netJ 43, phi => phi);
dff
=> netJ45, outl => netJ44, phi => phi);
dff
=> netJ46, outl => netJ45, phi => phi);
dff
=> delayl 7Jie42_ex, outl => delayl 7_he42, phi => phi);
dff
=> netJ47, outl => delayl 7_he42_ex, phi => phi);
dff
=> netJ 48, outl => net_147, phi => phi);
dff
=> netJ 49, outl => netJ48, phi => phi);
dff
=> netJ50, outl => netJ 49, phi => phi);
=> Mn2_nmpl l_hel_e, outl => Mn2_nmpll_hel, phi => phi);
dff
=> net_151, outl => Mn2jmpll_hel_e, phi => phi);
dff
=> netJ52, outl => netJ 51, phi => phi);
dff
=> netJ53, outl => netJ52, phi => phi);
dff
=> delay9_he4_expl, outl => delay9_he4, phi => phi);
dff
=> delay9Jie4_exp2, outl => delay9_he4_expl, phi => phi);
dff
=> delay9_he4_exp3, outl => delay9_he4_exp2, phi => phi);
dff
=> delay9_he4_exp4, outl => delay9_he4_exp3, phi => phi);
dff
=> Mn3_nmp24_hel4_e, outl => Mn3_nmp24Jiel4, phi => phi);
dff
=> netJ54, outl => Mn3_nmp24Jiel4_e, phi => phi);
dff'
=> netJ55, outl => netJ54, phi -> phi);
dff
=> netJ56, outl => netJ55, phi => phi);
dff
=> Al_hel7_expl, outl => A1Jiel7, phi => phi);
dff
=> Aljiel7_exp2, outl => Al_hel7_expl,phi => phi);
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comp_472: msljfff
PORT MAP(inl => Al_hel7_exp3, outl => Al_hel7_exp2, phi => phi);
comp_473: msl_dff
PORT MAP(inl => Al_hel7_exp4, outl => A1_hel7_exp3, phi => phi);
comp_474: msljiff
PORT MAP(inl => delayl 7Jel8_ex, outl => delayl 7_he1 8, phi => phi);
comp_475: msl_dff
PORT MAP(inl => net_157, outl => delayl 7_he18j_x,phi => phi);
comp_476: ms1_dff
PORT MAP(inl => netJ58, outl => netJ57, phi => phi);
comp_477: msljfff
PORT MAP(inl => netJ59, outl => netJ58, phi => phi);
comp_478: msljiff
PORT MAP(inl => delay29Jie21jsc, outl => delay29_he21, phi => phi);
comp_479: msl_dff
PORT MAP(inl => net_160, outl => delay29Je21_ex, phi => phi);
comp_480: msl_dff
PORT MAP(ml => netJ61, outl => netJ60, phi => phi);
comp_481: msl_dff
PORT MAP(inl => netJ 62, outl => netJ61, phi => phi);
comp_482: msl_dff
PORT MAP(inl => tmp21_he44_expl, outl => tmp21_he44, phi => phi);
comp_483: msljiff
PORT MAP(inl => tmp21 Je44_exp2, outl => tmp21_he44_expl, phi => phi);
comp_484: msl_dff
PORT MAP(inl => tmp21_he44_exp3, outl => tmp21_he44_exp2, phi => phi);
comp_485: msljfff
PORT MAP(inl => tmp21_he44_exp4, outl => tmp21_he44_exp3, phi => phi);
comp_486: ms1_dff
PORT MAP(inl => tmp31_he51_expl, outl => tmp31_he51, phi => phi);
comp_487: msl_dff
PORT MAP(inl => tmp31_he51_exp2, outl => tmp31_he51_expl, phi => phi);
comp_488: msljfff
PORT MAP(inl => tmp31_he51_exp3, outl => tmp31_he51_exp2, phi => phi);
comp_489: msl_dff
PORT MAP(inl => tmp31Je51_exp4, outl => tmp31Jie51_exp3, phi => phi);
comp_490: msl_dff
PORT MAP(inl => delay29Jel2_ex, outl => delay29_he1 2, phi => phi);
comp_491: msl_dff
PORT MAP(inl => netJ63, outl => delay29Je!2_ex, phi => phi);
comp_492: msl_dff
PORT MAP(inl => netJ64, outl => netJ63, phi => phi);
comp_493: msljfff
PORT MAP(inl => Mdljimp31Jel5_e, outl => Mdl_nmp31_hel5, phi => phi);
comp_494: msl_dff
PORT MAP(inl => nef_l 65, outl => Mdl jmp31_hel5_e, phi => phi);
comp_495: msljfff
PORT MAP(inl => netJ66, outl => netJ65, phi => phi);
comp_496: msl_dff
PORT MAP(inl => Mn2jmpllje22_e, outl => Mn2_nmpl 1Je22, phi => phi);
comp_497: msljiff
PORT MAP(in1 => netJ67, outl => Mn2jmpllje22_e, phi => phi);
comp_498: msl_dff
PORT MAP(inl => netJ68, outl => netJ67, phi => phi);
comp_499: msl_dff
PORT MAP(inl => Mn3_nmp24_he2_e, outl => Mn3jmp24_he2, phi => phi);
comp_500: msl_dff
PORT MAP(inl => netJ69, outl => Mn3_nmp24Je2_e, phi => phi);
comp_501: msl_dff
PORT MAP(inl => Al_he5_expl, outl => Al_he5, phi => phi);
comp_502: msl_dff
PORT MAP(inl => Al_he5_exp2, outl => Al_he5_expl, phi => phi);
comp_503: msl
jfff-
PORT MAP(inl => netJ70, outl => Md2_uni4_nmp67Ji, phi => phi);
comp_504: msl_dff
PORT MAP(inl => netJ71, outl => netJ70, phi => phi);
comp_505: msl_dff
PORT MAP(inl => Mdl_nmp31Je3_e, outl => Mdl_nmp31_he3, phi => phi);
compj506: ms1_dff
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PORT MAP(inl => delayl 7
_he7jsxp,
outl => delayl 7_he7, phi => phi);
END struct;
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Appendix C: I/O Schematic For VLSI Chip
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Appendix D: Tutorial
This is a basic tutorial to lead the user through the tools using simplistic models and
commands. This is meant to be an introduction to the Mentor Graphics DSP Station tools and
is not meant to create a flawless design. Before beginning, make a TUTORIAL directory in
your home account:
> mkdir -/TUTORIAL
FILlab
Versions:
FILlab v8.4_2.3
Falcon Framework v8.4_l. 1
To invoke the FILlab program, type
> fillab
To open the basic design, select Design->Select from the top menu bar. Highlight TUTORIAL
from your home directory, and select OK. A simple IIR low-pass filter will be designed as an
example of how to use the tools. From the top menu bar, select Synthesis->Filter Type->IIR-
>Lowpass. Set the following parameters in the dialog box:
Sample Frequency: 24000
Passband cutoff: 2000
Stopband cutoff: 10000
Passband ripple: -IdB
Stopband ripple: -36 dB
Filter type: Butterworth
Quantization: 10
Click Estimate, and then select the Butterworth design filter of order 2, followed by OK.
Select OK on the main filter specifications dialog box. Some graphs of the design will appear.
Look through the graphs, and then exit when finished by closing the main window.
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Design Architect
Versions:
analog_da (ANALOG/DA PersonalityModule) v8.4_l.l
DSP Architect v8.4_2.3
quickvhdl_da (QuickVHDL/DA PersonalityModule) v8.4_l.l
syn_blocks_da (AutoLogic BLOCKS/DA Personality Module) v.8.4_1.4
vhdlwrite_da (VHDLwrite/DA Personality Module) v.8.4_1.8
Design Architect v8.4_1.3
EDDMv8.4_1.2
Falcon Framework v8.4_l.l
To invoke Design Architect, type
> da
Click on the "OPEN DFL" icon from the session_palette. Enter
"~/TUTORIAL/DFL"
as the
component, and select OK. A new window will be opened for edit. To import the DFL used in
the FILlab program, use the top menu bar to select File->Import. Move to the directory
~/TUTORIAL/default_fillab, and select fillab_dfl. Select OK. The DFL description should
be loaded into the editor. As is, this will causes some errors for Mistral 1 because of some
current limitations in the features supported. Specifically, Mistral 1 cannot add two signals of
different sizes. Thus, the DFL must be modified. Also, the accumulator width is to be reduced
to simplify the complexity for the tutorial.
First, modify the AW constant from fix<32,31> to fix<20,19>. This accumulator width will
be acceptable for the purpose of introducing the user to the tools. Next, the OUT definition
must be changed to the following:
OUT = OW(second_order_section(AW(IN),Cl[]));
This change casts the output to the output wordsize (OW). This also causes the input to get
cast to the accumulator width so that Mistral 1 will always add numbers of the same size
wordlength and type. The final change involves changing the secondjDrderjsection definition
to the following:
func second : AW; C : CW[5J) OUT : AW =
This causes the- inputs and outputs to the biquad-section to be of the same size as the
accumulators.
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The final DFL description should read as follows:
define IW unsigned<8, 6>
define OW unsigned<8, 6>
define CW fix<10, 8>
define AW f ix-:20 , 19>
func IIR_CASC_DF_II( IN : IW ) OUT : OW =
begin
/* */
/* Definition of the coefficient arrays */
/* of the second-order sections */
Cl|) = CW({ 8.98437500E-02,
1.75781250E-01,
8.98437500E-02,
1.03515625E+00,
-3.67187500E-01})
/* Description of the series of */
/* second-order sections */
OUT = OW(second_order_section(AW(IN) ,C1 | ] ) ) ;
end;
func second_order_section(IN : AW ; C : cw[5]l OUT : AW =
begin
Mnl = AW (C | 0) * Al) ;
Mn2 = AW(C|1] * A101) ;
Mn3 = AW(C(2] * Al@2) ;
Mdl = AW(C[3] * Aiei) ;
Md2 = AW(C[4] * A1S2) ;
OUT = OW(Mnl + Mn2 + Mn3);
Al = IW(Mdl + Md2 + IN) ;
end;
To compile the DFL, select Compile->Compile from the menu at the top of the screen. There
should be one warning about missing initializations. Mistral 1 will not use the initializations,
so the DFL will not be modified to add initializations that will only be ignored later. Select
File->Save, and then exit Design Architect.
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DSPlab
Versions:
DSPlab v8.4_2.3
Falcon Framework v8.4_l. 1
To invoke DSPlab, type
> dsplab
After DSPlab is loaded, select "TSIM" from the palette to begin a time-domain simulation, and
when the dialog box for the component name appears, enter the DFL name
"TUTORIAL/DFL." Select OK. Enter "24000" (Hz) as the session sampling frequency; then
select OK. The time-domain setup dialog box will appear. Select
"Cancel" for now so that
some waveforms can first be created. Note that the Mentor Graphics palette options at the
right of the screen change as different windows are "active" on the screen. When the time-
domain simulation window is active, the
"SETUP" icon may be selected at any time to bring
up the current setup dialog box that was just closed.
To generate waveforms in DSPlab, select in the background of DSPlab to make the
background active. This will bring up the main palette. Select the
"WFGEN" icon to open the
WFGEN palette. Select the "SINE" icon to create a sine wave. Enter the name that will be
used in the waveform database, along with the amplitude, frequency, DC offset, and sampling
frequency. For this tutorial, first create a sine wave named
"tut_sine_1000,"
with frequency
1000, sampling frequency 24000, and select OK. Create another sine wave named
"tut_sine_l
1000,"
with frequency 1 1000, sampling frequency 24000, and select OK.
From the menu at the top of the screen, select "Waveform->Expression
Editor"
to bring up an
editor in which waveforms can be combined. A C-like expression can be compiled to create a
waveform that is a function of other waveforms. In the editor, type
tut_in = 0.1*tut_sine_1000 + 0.1*tut_sine_l 1000 + 0.2;
The 0.1 multiplication factors are chosen to be small so that the accumulators do not overflow.
If designing a practical filter, then the accumulators must be chosen to prevent overflow. The
0.2 factor is added in the waveform so that the signal is positive because the DFL used
unsigned inputs.
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After entering the expression, press and hold the right mouse button from within the expression
editor window, and select
"Parse." If there are errors, the editor will complain; otherwise, it
will inform the user that the waveform "tut_in" has been stored to the database.
Select the time-domain window to make it the active window. Select the
"SETUP" icon in the
palette to bring up the configurations. The new waveform can be entered as the input to the
filter by selecting the "Select Stim" button in the Setup dialog box. Select the appropriate
waveform database "dsplab," select "Explore," and then select the waveform
"tut_in,"
followed by OK. The "Model" in the setup dialog box can be set to
"High-level," "Bit-true,"
or
"Both." This should be set to "Both." Select "RUN" from the setup dialog when ready to
perform the simulation.
When the simulation completes, two results libraries will be loaded. To display the results
graphically, select the
"XY" icon from the palette. This will open a window that waveforms
can be displayed in. Select "ADDWF" icon, and then select the
"hl_tsim_default_dsp_DFL"
database, followed by OK. Select the waveform choice, followed by OK. This waveform,
which is the high-level simulation waveform, will be displayed graphically in the active XY
Tool window. Next, we will overlay the bit-true simulation waveform. Select the
"ADDWF"
icon, followed by
"Up,"
then
"bt_tsim_default_dsp_DFL"
and OK, and finally, the waveform
and OK. Note that truncation causes a variance between the high-level simulation and the bit-
true simulation. When finished with the time-domain simulation, close the time-domain
simulation window. This will free up memory for the system so that the frequency-domain
simulation can run.
To perform the frequency-domain simulation, select FSIM from the main palette. After
entering the component name, which should remain the same, select OK, and a setup dialog
will appear. This will sweep through frequencies up to half the sampling frequency, or the
Nyquist rate, unless specified otherwise. The number of points can be modified to be 12000
with
"linear"
selected to test the filter in steps of 1 Hz. Select "RUN" from the setup dialog to
run the simulation. Upon completion, the results database will be loaded, and the result can be
viewed once again using the XY Tool. Note that it is possible to zoom in and out of the XY
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Tool using the menu activated by holding down the right mouse button from within the XY
Tool window. To exit the frequency-domain simulation, close the active simulation window.
Mistrah
Versions:
Mistral 1 v8.4_2.2
Falcon Framework v8.4_l . 1
To invoke Mistral 1, type
> mistral 1
From the menu bar at the top of the screen, select Design->Select, and choose
TUTORIAL/DFL, followed by OK. Select Synthesis->Default Run. Mistral 1 will run
through all the design steps needed to generate the VHDL and will store the VHDL code.
When running, Mistral 1 will create two scan chains, with scan chain #1 having 165 flip-flops
and scan chain #2 having 166 flip-flops. When finished, select Evaluate->Expanded CFG.
Then, select "Full circuit overview," followed by OK. This lists the potential, which is the
number of delay stages for the given signal. Notice that the input IN is at potential 0, and the
output OUT is at potential 26. The wordlength is of size 28. This informs the user how the
timing works for the VHDL. A new input is started every 28 clock cycles, and the output for a
given input is valid after 26 clock cycles from when the LSB of the input was loaded. Exit
Mistral 1, saving the database.
To prepare for compilation, the VHDL code that was generated will be moved to another
directory for convenience. From the home directory, type:
> mkdir TUTORIAL/MISTRAL1_VHDL
> cp TUTORIAL/DFL/default_dsp/default_mistrall/DFL.hdl
TUTORIAL/MISTRAL1_VHDL
>cd TUTORIAL/MISTRAL1JVHDL
> hdl ~/TUTORIAL/MISTRALl_VHDL/DFL.hdl -MAPmsljvhdljib
/home/idea_lib/msl_vhdl_lib -synthesis
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Note that the msl_vhdljib may be located elsewhere if not using the computer engineering
system network at RIT. Next, the -/.cshrc file should be updated to prepare for the 1 .2 micron
CMOSN design. Add the following lines to the end of the .cshrc file:
setenv CMOSNJTECHNOLOGY onedot2_micron_worst
setenv PATH /home/idea_lib/cmosnJib/bin:$PATH
Note once again that the path update may be different if not using the RIT computer
engineering network. To rerun the .cshrc file so that these variables become updated, type:
> source -/.cshrc
AutoLogic
Versions:
AutoLogic v8.4_1.2
EDDMv8.4_1.2
Falcon Framework v8.4_l.l
To invoke AutoLogic, type
> cmosnjautologic
Enter the component TUTORIAL/MISTRALl_VHDL/dfl. Select Setup->Set Destination
Technology, and verify that 1.2 micron worst technology is highlighted; select OK. Select
Setup->Set Schematic Output, and click on "# of
sheets"
so that the schematic will appear on
one sheet. Next, select Optimize->Set Opt Constraints->Set Hierarchy Controls. Change the
Flatten parameter to "Yes." Select Optimize->Set Opt Recipes. When the dialog box appears,
select Add, followed by Area Report, then Add, then Area, then Add, and once again Area
Report, then Add. Select Done, followed by OK.
To synthesize the design, select Synthesize->Synthesize design. Synthesize the design to
"Technology,"
and select the output format to be a schematic. Select OK. This will run for up
to an hour or so. When the run is complete, hold down the right mouse button, and select
"Export
Transcript." Type "AUTOLOGICJTRANSCRIPT" as the file to save it to, followed
by OK. Select File->Save Design Vpt to save the design. If one would like to view the
schematic, select File->Open->Sheet. After looking at the schematic, exit AutoLogic.
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Design Architect
Versions:
analogjia (ANALOG/DA PersonalityModule) v8.4_l.l
DSP Architect v8.4_2.3
quickvhdl_da (QuickVHDL/DA Personality Module) v8.4_l.l
syn_blocks_da (AutoLogic BLOCKS/DA Personality Module) v.8.4_1.4
vhdlwrite_da (VHDLwrite/DA Personality Module) v.8.4_1.8
Design Architect v8.4_1.3
EDDMv8.4_1.2
Falcon Framework v8.4_l. 1
Invoke Design Architect by typing:
> cmosn_da
Select the "OPEN SHEET" icon in the session_palette. Enter the name
"TUTORIAL/SYNTHJSHEET," followed by OK. Select the "CHOOSE
SYMBOL" icon,
then select TUTORIAL/MISTRALl_VHDL/dfl, followed by OK Place the part using the left
mouse button.
Refer to the final page in this section, which contains the schematic to be created. Select
Libraries->CMOSN_LIB from the menu bar at the top of the screen. Select "BY
TYPE" from
the palette menu. Select "1.2 u pads."Place the gndl2 and pwrl2 pads above the symbol.
These do not need to be connected to anything. Select and place four opadl2 pads for the four
output signals, and select and place six xl2ipd pads for the six input signals. Holding the right
mouse button down in the palette menu, select Back. Then select Misc. Here, the portin and
portout nets can be placed as shown in the circuit on the final page of this section. Connect the
wiring as shown. To change the name of the nets, move the cursor over the name to be
changed, and select SHIFT-F7; then, enter the new name, followed by <ENTER>. When
done, select Check->Sheet. There will be 1 warning resulting from 14 unconnected pins.
Select File->Save Sheet to save the sheet, and then exit Design Architect.
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Design Viewpoint Editor
Versions:
DVEv8.4_1.2
EDDMv8.4_1.2
Falcon Framework v8.4_l. 1
To invoke DVE, type:
> cmosn_dve
Select the "OPEN VPT" icon from the palette menu. Enter TUTORIAL/SYNTH_SHEET,
followed by OK. Select Setup->CMOSN Simulation, followed by OK to load the default
simulation settings. Select Miscellaneous->Check Design->Check Option. Add the ERC
checks option. Select OK. When completed, select File->Save Design Viewpoint. Exit DVE
when done.
Note that the QuickSim II simulation and QuickPath analysis will not be performed in this
tutorial. It will be assumed that the high-level simulation is the simulation that is important
since the results of the thesis project seemed to indicate that the VHDL code generated by
Mistral 1 functions properly when simulated at a low-level.
IC Station
Versions:
ICgraphv8.4_2.1
EDDMv8.4_1.2
Falcon Framework v8.4_l. 1
To invoke the IC Station package, type:
> cmosnjc
Select the
"Create" icon from the palette. Enter the following information:
Cell Name: TUTORIAL/ICjCELL
Attach Library: $MOSISCMOS
Process: $MOSISCMOS
Logic Source: TUTORIAL/SYNTH_SHEET/default
Select CE, then Eddm, then Flat. Enter TUTORIAL/SYNTH_SHEET as the viewpoint
directory. Select OK when done. Select File->Load rules; enter $MOSISLIB/cmosn.rules.
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Select place & route, then autofloorplan, followed by OK. Press shift-F8 when completed to
view all. Select Ports, followed by OK to place the pads. Select Std cells, followed by OK to
place the standard cells from the CMOSN library. Select All under the Autoroute heading
followed by OK to perform the routing between the standard cells. When completed, select
File->Cell->Save Cell.
To check the layout for DRC errors, select Back from the palette menu. Select IC Rules,
followed by Load Rules with the file $MOSISLIB/cmosn.rules. Select Check, followed by
OK. The total results will list the number of design rule violations present in the design.
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